ESD NETWORK CIRCUIT WITH A THROUGH WAFER VIA STRUCTURE AND A METHOD OF MANUFACTURE
First Claim
Patent Images
1. A method comprising:
- forming an ESD active device on a substrate;
forming a ground plane on a backside of the substrate;
forming at least one through wafer via structure to provide a low series resistance path to the substrate; and
forming at least one additional through wafer via structure,wherein at least one of the at least one through wafer via structure and at least one additional through wafer via structure is in contact with the ground plane and provides a guard ring to prevent minority carrier migration
5 Assignments
0 Petitions
Accused Products
Abstract
A method includes forming an ESD active device on a substrate, forming a ground plane on a backside of the substrate and forming at least one through wafer via electrically connected to a negative power supply of the ESD active device and the ground plane to provide a low series resistance path to the substrate.
9 Citations
7 Claims
-
1. A method comprising:
-
forming an ESD active device on a substrate; forming a ground plane on a backside of the substrate; forming at least one through wafer via structure to provide a low series resistance path to the substrate; and forming at least one additional through wafer via structure, wherein at least one of the at least one through wafer via structure and at least one additional through wafer via structure is in contact with the ground plane and provides a guard ring to prevent minority carrier migration - View Dependent Claims (2, 3)
-
-
4. A method comprising:
-
forming an ESD active device on a substrate and electrically connected between an input and at least one power rail; forming at least one through wafer via structure to provide a low series resistance path to the substrate; and forming a ground plane on a backside of the substrate and electrically connected to the at least one through wafer structure. - View Dependent Claims (5)
-
-
6. A method comprising:
-
forming an ESD active device on a substrate and electrically connected between an input and at least one power rail; forming at least one through wafer via structure to provide a low series resistance path to the substrate; and forming at least one inductor electrically connected to the at least one through wafer via structure. - View Dependent Claims (7)
-
Specification