ENHANCING SCHOTTKY BREAKDOWN VOLTAGE (BV) WITHOUT AFFECTING AN INTEGRATED MOSFET-SCHOTTKY DEVICE LAYOUT

• US 20130009238A1
• Filed: 01/12/2012
• Published: 01/10/2013
• Est. Priority Date: 02/11/2005
• Status: Active Grant

• Current Assignee: Anup Bhalla, Moses Ho, Xiaobin Wang
• Original Assignee: Anup Bhalla, Moses Ho, Xiaobin Wang
• Inventors: Bhalla, Anup, Wang, Xiaobin, Ho, Moses
• Granted Patent: US 8,471,332 B2
• Time in Patent Office: Days
• US Class Current: 257/330
• CPC Class Codes: H01L 29/0619 with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
• CPC Class Codes: H01L 29/1095 Body region, i.e. base region, of DMOS transistors or IGBTs cell layout H01L29/0696
• CPC Class Codes: H01L 29/456 on silicon
• CPC Class Codes: H01L 29/66727 with a step of recessing the source electrode
• CPC Class Codes: H01L 29/66734 with a step of recessing the gate electrode, e.g. to form a trench gate electrode
• CPC Class Codes: H01L 29/7806 the other device being a Schottky barrier diode
• CPC Class Codes: H01L 29/7811 with an edge termination structure guard regions per se H01L29/0619; field plates per se H01L29/402
• CPC Class Codes: H01L 29/7813 with trench gate electrode, e.g. UMOS transistors trench gate electrodes per se H01L29/4236
• CPC Class Codes: H01L 29/872 Schottky diodes

Abstract

This invention discloses a semiconductor power device that includes an active cell area having a plurality of power transistor cells. Each of said power transistor cells has a planar Schottky diode that includes a Schottky junction barrier metal covering areas above gaps between separated body regions between two adjacent power transistor cells. The separated body regions further provide a function of adjusting a leakage current of said Schottky diode in each of said power transistor cells. Each of the planar Schottky diodes further includes a Shannon implant region disposed in a gap between the separated body regions of two adjacent power transistor cells for further adjusting a leakage current of said Schottky diode. Each of the power transistor cells further includes heavy body doped regions in the separated body regions next to source regions surrounding said Schottky diode forming a junction barrier Schottky (JBS) pocket region.

Claims

1. A semiconductor power device comprising an active cell area having a plurality of power transistor cells wherein:

each of said power transistor cells having a planar Schottky diode comprising a Schottky junction barrier metal covering area surrounded by a heavy body region doped in a body region;

a source region doped in the body region surrounding said heavy body region;

a trench surrounding said source and body region.

2. The semiconductor power device of claim 1 wherein.

a gap between two separate body regions is larger than a gap between two separate heavy body regions;

and

a trench gate surrounding said source and body region enclosing the power transistor cell integrated with said planar Schottky diode disposed substantially in a central portion of each of said power transistor cells.

3. A method for manufacturing a semiconductor power device to form an active cell area with a plurality of power transistor cells comprising:

forming said power transistor cells in said active cell area with separated body regions having gaps between two adjacent power transistors and forming a planar Schottky diode in each of said power transistor cells by depositing a Schottky junction barrier metal covering areas above said gaps between separated body regions for applying a heavy body doped region disposed in said separated body regions surrounding said Schottky diode to adjust a leakage current of said Schottky diode in each of said power transistor cells