INTELLIGENT POWER SUPERVISOR
2 Assignments
0 Petitions
Accused Products
Abstract
An intelligent power-on reset circuit in accordance with one embodiment of the invention can include a programmable voltage divider. The intelligent power-on reset circuit can also include a comparator that is coupled to the programmable voltage divider and that is coupled to receive a reference voltage. Furthermore, the intelligent power-on reset circuit can include a processing element that is coupled to the programmable voltage divider. The processing element can be coupled to receive programming for controlling a characteristic of the intelligent power-on reset circuit. The processing element can be for dynamically changing the programming during operation of the intelligent power-on reset circuit.
-
Citations
38 Claims
-
1-20. -20. (canceled)
-
21. A system that includes circuitry, comprising:
a power supervisor coupled to a power supply voltage, wherein the power supervisor includes; a memory configured to store instructions for asserting a reset output signal to reset the circuitry in response to a reset comparison between a reference voltage and a programmable threshold voltage; a programmable voltage divider configured to provide the programmable threshold voltage as a voltage divided output in response to instructions from the memory; and a programmable reset time module configured to control a time characteristic of the reset output signal. - View Dependent Claims (22, 23, 24, 25, 26, 27, 28, 29, 30)
-
31. A system that includes circuitry, comprising:
a power supervisor coupled to a power supply voltage, wherein the power supervisor includes; a comparator; a memory configured to store instructions for asserting a reset output signal to reset the circuitry in response to a reset comparison between a reference voltage and a programmable threshold voltage made by the comparator; a programmable voltage divider configured to provide the programmable threshold voltage as a voltage divided output in response to instructions from the memory; and a programmable reset time module configured to control a time characteristic of the reset output signal. - View Dependent Claims (32, 33, 34, 35, 36, 37, 38)
Specification