SEMICONDUCTOR POWER MODULES AND DEVICES

• US 20150137217A1
• Filed: 12/30/2014
• Published: 05/21/2015
• Est. Priority Date: 02/24/2012
• Status: Active Grant

• Current Assignee: Transphorm Technology, Inc. (Kohlberg Kravis Roberts & Company LP)
• Original Assignee: Transphorm, Inc (Kohlberg Kravis Roberts & Company LP)
• Inventors: Wu, Yifeng
• Granted Patent: US 9,224,721 B2
• Time in Patent Office: Days
• US Class Current: 257/329
• CPC Class Codes: H01L 2224/48091 Arched
• CPC Class Codes: H01L 2224/73265 Layer and wire connectors
• CPC Class Codes: H01L 23/12 Mountings, e.g. non-detachable insulating substrates
• CPC Class Codes: H01L 23/3675 characterised by the shape of the housing
• CPC Class Codes: H01L 23/49822 Multilayer substrates multilayer metallisation on monolayer substrate H01L23/498
• CPC Class Codes: H01L 23/49827 Via connections through the substrates, e.g. pins going through the substrate, coaxial cables H01L23/49822, H01L23/49833, H01L23/4985, H01L23/49861 take precedence
• CPC Class Codes: H01L 23/49844 for devices being provided for in H01L29/00
• CPC Class Codes: H01L 23/552 Protection against radiation, e.g. light or electromagnetic waves
• CPC Class Codes: H01L 23/642 Capacitive arrangements H01L23/49589, H01L23/645, H01L23/647, H01L23/66 take precedence; capacitive effects between wiring layers on the semiconductor body H01L23/5222
• CPC Class Codes: H01L 25/074 Stacked arrangements of non-apertured devices
• CPC Class Codes: H01L 25/117 Stacked arrangements of devices
• CPC Class Codes: H01L 25/16 the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
• CPC Class Codes: H01L 25/165 Containers
• CPC Class Codes: H01L 25/50 Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00 H01L21/50 takes precedence
• CPC Class Codes: H01L 27/0883 Combination of depletion and enhancement field effect transistors
• CPC Class Codes: H01L 29/2003 Nitride compounds
• CPC Class Codes: H01L 29/7827 Vertical transistors H01L29/7802, H01L29/78642 take precedence
• CPC Class Codes: H01L 2924/00 Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
• CPC Class Codes: H01L 2924/00014 the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
• CPC Class Codes: H01L 2924/13055 Insulated gate bipolar transistor [IGBT]
• CPC Class Codes: H01L 2924/30107 : Inductance
• CPC Class Codes: H03K 17/164 : using parallel switching arrangements
• CPC Class Codes: H03K 2217/0045 : Full bridges, determining the direction of the current through the load
• CPC Class Codes: H05K 1/0218 : by printed shielding conductors, ground planes or power plane H05K1/0236 takes precedence
• CPC Class Codes: H05K 1/0263 : High current adaptations, e.g. printed high current conductors or using auxiliary non-printed means; Fine and coarse circuit patterns on one circuit board H05K1/0293 takes precedence
• CPC Class Codes: H05K 1/162 : incorporating printed capacitors
• CPC Class Codes: H05K 2201/10015 : Non-printed capacitor
• CPC Class Codes: H05K 2201/10166 : Transistor
• CPC Class Codes: H05K 2201/10545 : Related components mounted on both sides of the PCB

Abstract

An electronic component is described which includes a first transistor encased in a first package, the first transistor being mounted over a first conductive portion of the first package, and a second transistor encased in a second package, the second transistor being mounted over a second conductive portion of the second package. The component further includes a substrate comprising an insulating layer between a first metal layer and a second metal layer. The first package is on one side of the substrate with the first conductive portion being electrically connected to the first metal layer, and the second package is on another side of the substrate with the second conductive portion being electrically connected to the second metal layer. The first package is opposite the second package, with at least 50% of a first area of the first conductive portion being opposite a second area of the second conductive portion.

Claims

1. An electronic component, comprising:

a first switch encased in a first package, the first package comprising a first conductive portion having a first area, the first switch being mounted over the first conductive portion;

a second switch encased in a second package, the second package comprising a second conductive portion having a second area, the second switch being mounted over the second conductive portion; and

a substrate comprising an insulating layer and a metal layer;

wherein the first package is on a first side of the substrate and the second package is on a second side of the substrate; and

the first package is opposite the second package, with at least 50% of the first area of the first conductive portion being opposite the second area of the second conductive portion.

2. The electronic component of claim 1, the first package having a source lead and the second package having a drain lead, wherein the source and drain leads are electrically connected to one another.

3. The electronic component of claim 1, wherein the first switch has a first electrode which is electrically connected to the first conductive portion, and the second switch has a second electrode which is electrically connected to the second conductive portion.

4. The electronic component of claim 3, wherein the second electrode is a source electrode of the second switch.

5. The electronic component of claim 4, wherein the first electrode is a drain electrode of the first switch.

6. The electronic component of claim 1, wherein the first switch or the second switch comprises a III-Nitride transistor.

7. The electronic component of claim 1, wherein the first switch or the second switch comprises a lateral transistor.

8. The electronic component of claim 1, wherein the first switch comprises a first transistor and a second transistor, a source of the first transistor is electrically connected to a drain of the second transistor, and a gate of the first transistor is electrically connected to a source of the second transistor.

9. The electronic component of claim 8, wherein the first transistor is a high-voltage depletion-mode transistor, and the second transistor is a low-voltage enhancement-mode transistor.

10. The electronic component of claim 9, wherein low-voltage enhancement-mode transistor is mounted directly on top of the source of the high-voltage depletion-mode transistor.

11. The electronic component of claim 8, wherein the first transistor is a lateral transistor and the second transistor is a vertical transistor.

12. The electronic component of claim 1, wherein the metal layer comprises a metal mount.

13. The electronic component of claim 12, wherein the metal mount is connected to or is part of a heat sink.

14. A method of forming an electronic component, comprising:

providing a first switch encased in a first package, the first package comprising a first conductive portion having a first area, the first switch being mounted over the first conductive portion;

providing a second switch encased in a second package, the second package comprising a second conductive portion having a second area, the second switch being mounted over the second conductive portion;

providing a substrate comprising an insulating layer and a metal layer; and

mounting the first package on a first side of the substrate and mounting the second package is on a second side of the substrate;

wherein

the first package is opposite the second package, with at least 50% of the first area of the first conductive portion being opposite the second area of the second conductive portion.

15. The method of claim 14, wherein the first package includes a source lead and the second package includes a drain lead, and the method further comprises electrically connecting the source and drain leads to one another.

16. The method of claim 14, wherein the first switch has a first electrode which is electrically connected to the first conductive portion, and the second switch has a second electrode which is electrically connected to the second conductive portion.

17. The method of claim 16, wherein the second electrode is a source electrode of the second switch.

18. The method of claim 17, wherein the first electrode is a drain electrode of the first switch.

19. The method of claim 14, wherein the first switch or the second switch comprises a III-Nitride transistor.

20. The method of claim 14, wherein the first switch or the second switch comprises a lateral transistor.

21. The method of claim 14, wherein the first switch comprises a first transistor and a second transistor, a source of the first transistor is electrically connected to a drain of the second transistor, and a gate of the first transistor is electrically connected to a source of the second transistor.

22. The method of claim 21, wherein the first transistor is a high-voltage depletion-mode transistor, and the second transistor is a low-voltage enhancement-mode transistor.

23. The method of claim 22, wherein low-voltage enhancement-mode transistor is mounted directly on top of the source of the high-voltage depletion-mode transistor.

24. The method of claim 21, wherein the first transistor is a lateral transistor and the second transistor is a vertical transistor.

25. The method of claim 14, wherein the metal layer comprises a metal mount.

26. The method of claim 25, wherein the metal mount is connected to or is part of a heat sink.

27. A method of forming a half bridge, the half bridge being configured to be connected to an electrical load, the method comprising:

providing a first switch encased in a first package and a second switch encased in a second package, the first switch comprising a first source and the second switch comprising a second drain;

electrically connecting the first source to the second drain; and

attaching the first switch and the second switch to opposite sides of a metal mount;

wherein

the half bridge is operable to hard-switch a voltage of at least 300 Volts across the electrical load at a switching rate of at least 100 Volts/nanosecond while a current of at least 3 Amps flows through the electrical load.

28. The method of claim 27, wherein the current is at least 6 Amps.

29. The method of claim 27, wherein the metal mount is connected to or is part of a heat sink.

30. The method of claim 27, further comprising providing an insulating layer, wherein the first switch and the second switch are on opposite sides of the insulating layer.

31. The method of claim 27, wherein the first switch comprises a first transistor and a second transistor, the first source is a source of the second transistor, a source of the first transistor is electrically connected to a drain of the second transistor, and a gate of the first transistor is electrically connected to the source of the second transistor.

32. The method of claim 31, wherein the first transistor is a high-voltage depletion-mode transistor, and the second transistor is a low-voltage enhancement-mode transistor.

33. The method of claim 32, wherein low-voltage enhancement-mode transistor is mounted directly on top of the source of the high-voltage depletion-mode transistor.

34. The method of claim 31, wherein the first transistor is a lateral transistor and the second transistor is a vertical transistor.