TWO-WIRE COMMUNICATION SYSTEMS AND APPLICATIONS
First Claim
1. A slave node transceiver for low-latency communication, comprising:
- upstream transceiver circuitry to receive a first signal transmitted over a two-wire bus from an upstream device and to provide a second signal over the two-wire bus to the upstream device;
downstream transceiver circuitry to provide a third signal downstream over the two-wire bus toward a downstream device and to receive a fourth signal over the two-wire bus from the downstream device; and
clock circuitry to generate a clock signal at the slave node transceiver based on a preamble of a synchronization control frame in the first signal, wherein timing of the receipt and provision of signals over the two-wire bus by the slave node transceiver is based on the clock signal.
1 Assignment
0 Petitions
Accused Products
Abstract
Disclosed herein are two-wire communication systems and applications thereof. In some embodiments, a slave node transceiver for low latency communication may include upstream transceiver circuitry to receive a first signal transmitted over a two-wire bus from an upstream device and to provide a second signal over the two-wire bus to the upstream device; downstream transceiver circuitry to provide a third signal downstream over the two-wire bus toward a downstream device and to receive a fourth signal over the two-wire bus from the downstream device; and clock circuitry to generate a clock signal at the slave node transceiver based on a preamble of a synchronization control frame in the first signal, wherein timing of the receipt and provision of signals over the two-wire bus by the node transceiver is based on the clock signal.
51 Citations
22 Claims
-
1. A slave node transceiver for low-latency communication, comprising:
-
upstream transceiver circuitry to receive a first signal transmitted over a two-wire bus from an upstream device and to provide a second signal over the two-wire bus to the upstream device; downstream transceiver circuitry to provide a third signal downstream over the two-wire bus toward a downstream device and to receive a fourth signal over the two-wire bus from the downstream device; and clock circuitry to generate a clock signal at the slave node transceiver based on a preamble of a synchronization control frame in the first signal, wherein timing of the receipt and provision of signals over the two-wire bus by the slave node transceiver is based on the clock signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A master node transceiver for low-latency communication, comprising:
-
an Inter-Integrated Circuit Sound (I2S) receiver to receive an I2S signal from a host device, wherein the I2S signal provides clock information; clock circuitry to generate a clock signal based on the clock information; and downstream transceiver circuitry to provide a first signal downstream over a two-wire bus toward a downstream device and to receive a second signal over the two-wire bus from the downstream device, wherein a preamble of a synchronization control frame of the first signal is based on the clock signal, and the downstream device generates its own clock signal based on the preamble. - View Dependent Claims (13, 14)
-
-
15. A host device, comprising:
-
Inter-Integrated Circuit Sound (I2S) transceiver circuitry to provide an I2S signal to a master node transceiver, wherein the master node transceiver is a master of a two-wire bus, the I2S signal provides clock information, the master node transceiver is to generate a clock signal based on the clock information, the master node transceiver is to provide a first signal downstream over the two-wire bus toward a downstream device, a preamble of a synchronization control frame of the first signal is based on the clock signal, and the downstream device is to generate its own clock signal based on the preamble; Inter-Integrated Circuit (I2C) transceiver circuitry to receive a first I2C signal from the master node transceiver and to provide a second I2C signal to the master node transceiver; and processing circuitry to generate data for the downstream device based on the first I2C signal, wherein the data for the downstream device is to be included in the second I2C signal and is to be transmitted to the downstream device by the master node transceiver over the two-wire bus. - View Dependent Claims (16, 17, 18)
-
-
19. A microphone cable, comprising:
-
a first connector to couple to a microphone; a second connector to couple to an audio receiving device; a conductor to transmit data between the first connector and the second connector; and a slave node transceiver, comprising; upstream transceiver circuitry to receive a first signal transmitted over a two-wire bus from an upstream device and to provide a second signal over the two-wire bus to the upstream device, clock circuitry to generate a clock signal at the slave node transceiver based on a preamble of a synchronization control frame in the first signal, wherein timing of the receipt and provision of signals over the two-wire bus by the slave node transceiver is based on the clock signal, and peripheral device communication circuitry coupled to the conductor to receive the data transmitted between the first connector and the second connector, wherein the data is included in the second signal. - View Dependent Claims (20, 21, 22)
-
Specification