×

RESPONSE HEADER INVALIDATION

  • US 20160248876A1
  • Filed: 05/03/2016
  • Published: 08/25/2016
  • Est. Priority Date: 06/30/2010
  • Status: Active Grant
First Claim
Patent Images

1. A computing system comprising:

  • at least one processor;

    a cache memory connected to the at least one processor;

    invalidation logic stored in a non-transitory computer-storage medium and including instructions executable by the at least one processor to cause the computing system to;

    in response to receiving a network response to a network request via a network communication, parse the network response to determine whether the network response includes an invalidation directive in a header of the network response;

    in response to the invalidation directive being determined in the header, then causing the processor to;

    identify content to be invalidated that is specified within the invalidation directive; and

    generate and transmit an instruction to invalidate cached content from the cache memory that corresponds to the content identified by the invalidation directive.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×