Timing Channel Circuitry for Creating Pulses in an Implantable Stimulator Device
First Claim
1. An implantable stimulator device, comprising:
- a memory configured to store pulse parameters for a periodic pulse, wherein each pulse comprises a plurality of sequential pulse phases each with a duration; and
stimulation circuitry configured to sequentially form the pulse phases at electrodes for stimulating a patient'"'"'s tissue, wherein the memory is addressable via an address bus to sequentially provide via a data bus the pulse parameters to the stimulation circuitry,wherein the pulse parameters for at least one of the pulse phases is stored in a plurality of addresses in the memory.
0 Assignments
0 Petitions
Accused Products
Abstract
Timing channel circuitry for controlling stimulation circuitry in an implantable stimulator is disclosed. The timing channel circuitry comprises a addressable memory. Data for the various phases of a desired pulse are stored in the memory using different numbers of words, including a command indicative of the number of words in the phase, a next address for the next phase stored in the memory, and a pulse width or duration of the current phase, control data for the stimulation circuitry, pulse amplitude, and electrode data. The command data is used to address through the words in the current phase via the address bus, which words are sent to a control register for the stimulation circuitry. After the duration of the pulse width for the current phase has passed, the stored next address is used to access the data for the next phase stored in the memory.
3 Citations
20 Claims
-
1. An implantable stimulator device, comprising:
-
a memory configured to store pulse parameters for a periodic pulse, wherein each pulse comprises a plurality of sequential pulse phases each with a duration; and stimulation circuitry configured to sequentially form the pulse phases at electrodes for stimulating a patient'"'"'s tissue, wherein the memory is addressable via an address bus to sequentially provide via a data bus the pulse parameters to the stimulation circuitry, wherein the pulse parameters for at least one of the pulse phases is stored in a plurality of addresses in the memory. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. An implantable stimulator device, comprising:
-
a memory configured to store pulse parameters for a periodic pulse, wherein each pulse comprises a plurality of sequential pulse phases each with a duration, wherein the pulse parameters for each of the plurality of pulse phases are each stored in at least one address in the memory; a first register for receiving first data from a first address of the at least one address in the memory for each of the pulse phases; a second register for receiving second data from other addresses if present of the at least one address in the memory for each of the pulse phases; control circuitry for receiving the first data, wherein the first data comprises the duration of each of the plurality of phases; and stimulation circuitry for receiving the second data, wherein the second data configures the stimulation circuitry to form the pulse phases at electrodes for stimulating a patient'"'"'s tissue. - View Dependent Claims (15, 16, 17, 18, 19, 20)
-
Specification