EXTRACTING SELECTIVE INFORMATION FROM ON-DIE DYNAMIC RANDOM ACCESS MEMORY (DRAM) ERROR CORRECTION CODE (ECC)

• US 20180024878A1
• Filed: 10/03/2017
• Published: 01/25/2018
• Est. Priority Date: 03/27/2015
• Status: Active Grant

• Current Assignee: Intel Corporation
• Original Assignee: Intel Corporation
• Inventors: DAS, Debaleena, NALE, Bill, BAINS, Kuljit S., HALBERT, John B.
• Granted Patent: US 10,496,473 B2
• Time in Patent Office: Days
• CPC Class Codes: G06F 11/00 Error detection; Error correction; Monitoring error detection, correction or monitoring in information storage based on relative movement between record carrier and transducer G11B20/18; monitoring, i.e. supervising the progress of recording or reproducing G11B27/36; in static stores G11C29/00
• CPC Class Codes: G06F 11/1008 in individual solid state devices G06F11/1004 takes precedence
• CPC Class Codes: G06F 11/1048 using arrangements adapted for a specific error detection or correction feature
• CPC Class Codes: G06F 11/1076 Parity data used in redundant arrays of independent storages, e.g. in RAID systems
• CPC Class Codes: G06F 11/1084 Degraded mode, e.g. caused by single or multiple storage removals or disk failures

Abstract

Error correction in a memory subsystem includes a memory device generating internal check bits after performing internal error detection and correction, and providing the internal check bits to the memory controller. The memory device performs internal error detection to detect errors in read data in response to a read request from the memory controller. The memory device selectively performs internal error correction if an error is detected in the read data. The memory device generates check bits indicating an error vector for the read data after performing internal error detection and correction, and provides the check bits with the read data to the memory controller in response to the read request. The memory controller can apply the check bits for error correction external to the memory device.

Claims

1-20. -20. (canceled)

21. A memory controller for performing error correction, comprising:

C/A (command/address) logic to generate a read command for an associated memory device, the read command including a request that internal check bits be returned with the read data;

I/O (input/output) hardware coupled to the memory device to send the read command to the associated memory device, to cause the associated memory device to perform internal error detection to detect errors in read data, selectively perform an internal error correction operation on the read data in response to detection of an error in read data, and generate check bits indicating an error vector for the read data after performance of internal error detection and correction; and

the I/O hardware to receive the check bits with the read data in response to the read command; and

an error correction circuit to access the check bits for system error correction external to the associated memory device.

22. The memory controller of claim 21, wherein the C/A logic is to generate a two cycle read command, with a read command to include the check bits, followed by a read column address strobe (CAS) command to indicate the associated memory device.

23. The memory controller of claim 21, wherein the I/O hardware is to receive an error vector to indicate no errors in response to detection of no errors in the read data by the associated memory device.

24. The memory controller of claim 21, wherein the I/O hardware is to receive an error vector to indicate no errors in response to detection of a single bit error in the read data by the associated memory device, wherein internal error detection and correction comprises performance of single bit error correction.

25. The memory controller of claim 21, wherein the I/O hardware is to receive an error vector to indicate an uncorrected error in response to detection of a multibit error in the read data by the associated memory device, wherein internal error detection and correction comprises detection of the multibit error.

26. The memory controller of claim 21, wherein the error correction circuit is to access the check bits as metadata for a single device data correction (SDDC) error checking and correction (ECC) operation performed on the read data in connection with parallel read data from an additional memory device.

27. A system comprising:

multiple memory devices; and

a memory controller coupled to the memory devices, the memory controller including

C/A (command/address) logic to generate a read command for a selected one of the memory devices, the read command including a request that internal check bits be returned with the read data;

I/O (input/output) hardware coupled to the memory devices to send the read command to the selected memory device, to cause the selected memory device to perform internal error detection to detect errors in read data, selectively perform an internal error correction operation on the read data in response to detection of an error in read data, and generate check bits indicating an error vector for the read data after performance of internal error detection and correction; and

the I/O hardware to receive the check bits with the read data in response to the read command; and

an error correction circuit to access the check bits for system error correction external to the selected memory device.

28. The system of claim 27, wherein the C/A logic is to generate a two cycle read command, with a read command to include the check bits, followed by a read column address strobe (CAS) command to indicate the associated memory device.

29. The system of claim 27, wherein the I/O hardware is to receive an error vector to indicate no errors in response to detection of no errors in the read data by the associated memory device.

30. The system of claim 27, wherein the I/O hardware is to receive an error vector to indicate no errors in response to detection of a single bit error in the read data by the associated memory device, wherein internal error detection and correction comprises performance of single bit error correction.

31. The system of claim 27, wherein the I/O hardware is to receive an error vector to indicate an uncorrected error in response to detection of a multibit error in the read data by the associated memory device, wherein internal error detection and correction comprises detection of the multibit error.

32. The system of claim 27, wherein the error correction circuit is to access the check bits as metadata for a single device data correction (SDDC) error checking and correction (ECC) operation performed on the read data in connection with parallel read data from an additional memory device.

33. A method for error correction in a memory subsystem, comprising:

generating a read command for an associated memory device, the read command including a request that internal check bits be returned with the read data;

sending the read command to the associated memory device, to cause the associated memory device to perform internal error detection to detect errors in read data, selectively perform an internal error correction operation on the read data in response to detection of an error in read data, and generate check bits indicating an error vector for the read data after performance of internal error detection and correction;

receiving the check bits with the read data in response to the read command; and

accessing the check bits for system error correction external to the associated memory device.

34. The method of claim 33, wherein sending the read command comprises generating a two cycle read command, with a read command to include the check bits, followed by a read column address strobe (CAS) command to indicate the associated memory device.

35. The method of claim 33, wherein receiving the check bits comprises receiving an error vector to indicate no errors in response to detection of no errors in the read data by the associated memory device.

36. The method of claim 33, wherein receiving the check bits comprises receiving an error vector to indicate no errors in response to detection of a single bit error in the read data by the associated memory device, wherein internal error detection and correction comprises performance of single bit error correction.

37. The method of claim 33, wherein receiving the check bits comprises receiving an error vector to indicate an uncorrected error in response to detection of a multibit error in the read data by the associated memory device, wherein internal error detection and correction comprises detection of the multibit error.

38. The method of claim 33, wherein accessing the check bits for system error correction comprises accessing the check bits as metadata for a single device data correction (SDDC) error checking and correction (ECC) operation performed on the read data in connection with parallel read data from an additional memory device.