SLOPED FINFET WITH METHODS OF FORMING SAME
First Claim
Patent Images
1. An integrated circuit (IC) structure comprising:
- a semiconductor fin;
a gate dielectric positioned above a first region of the semiconductor fin;
a spacer positioned above a second region of the semiconductor fin and adjacent to the gate dielectric; and
a source/drain region contacting a third region of the semiconductor fin;
wherein the first region of the semiconductor fin includes substantially vertical sidewalls, and the third region of the semiconductor fin includes sloped sidewalls.
1 Assignment
0 Petitions
Accused Products
Abstract
Embodiments of the present disclosure provide an integrated circuit (IC) structure, which can include: a semiconductor fin; a gate dielectric positioned above a first region of the semiconductor fin; a spacer positioned above a second region of the semiconductor fin and adjacent to the gate dielectric; and a source/drain region contacting a third region of the semiconductor fin; wherein the first region of the semiconductor fin includes substantially vertical sidewalls, and the third region of the semiconductor fin includes sloped sidewalls.
-
Citations
20 Claims
-
1. An integrated circuit (IC) structure comprising:
-
a semiconductor fin; a gate dielectric positioned above a first region of the semiconductor fin; a spacer positioned above a second region of the semiconductor fin and adjacent to the gate dielectric; and a source/drain region contacting a third region of the semiconductor fin; wherein the first region of the semiconductor fin includes substantially vertical sidewalls, and the third region of the semiconductor fin includes sloped sidewalls. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. An integrated circuit (IC) structure comprising:
-
a semiconductor fin; a gate dielectric positioned above a channel region of the semiconductor fin, the channel region of the semiconductor fin being positioned between two end regions of the semiconductor fin; a spacer positioned above the two end regions of the semiconductor fin, wherein the spacer is positioned circumferentially about the gate dielectric; a source contact coupled to one of the two end regions of the semiconductor fin; and a drain contact coupled to the other of the two end regions of the semiconductor fin; wherein the channel region of the semiconductor fin includes substantially vertical sidewalls, and the two end regions of the semiconductor fin include sloped sidewalls. - View Dependent Claims (11, 12, 13, 14, 15)
-
-
16. An integrated circuit (IC) structure comprising:
-
a semiconductor fin; a gate dielectric positioned above a first region of the semiconductor fin; a first spacer positioned above a second region of the semiconductor fin, the first spacer positioned circumferentially about the gate dielectric; a second spacer positioned circumferentially about the first spacer; and a source/drain region contacting a third region of the semiconductor fin; wherein the first region of the semiconductor fin includes substantially vertical sidewalls, and the third region of the semiconductor fin includes sloped sidewalls. - View Dependent Claims (17, 18, 19, 20)
-
Specification