Memory initialization circuit
First Claim
1. A memory array means for connection in a memory system wherein the memory system includes controller means for generating a sequence of address signals, predetermined data signals, a write control signal and an initialization control signal, said memory array means being connected to the controller means and comprising:
- A. a plurality of memory module means, each said memory module means including;
i. a plurality of addressable storage locations,ii. addressing means for selecting one of said storage locations in response to first address signals from the controller means,iii. control means for controlling the transfer functions within said storage locations, andiv. data transfer means for transferring data to and from the storage location selected by said addressing means in response to said control means,B. transfer means for selectively establishing data paths between the controller means and said storage locations in all said memory module means, andC. module selection means connected to said transfer means and said memory module means for selectively enabling one of said control means in said memory module means to transfer data in response to second address signals from said controller means for setting all storage locations in said memory array means to predetermined values including;
i. first means connected to said transfer means for establishing a data path from said transfer means to all said memory module means in parallel in response to the initialization control signal fromii. second means connected to said transfer means to receive said initialization control signal and further connected to said control means in each said memory module for selecting all said memory modules in parallel to respond to the second address signals from the controller means thereby to transfer a predetermined data into all said modules in parallel.
2 Assignments
0 Petitions
Accused Products
Abstract
An initialization circuit for a dynamic memory element in a data processing system. The dynamic memory element comprises plural storage modules and a refreshing cycle counter that addresses individual storage locations in said modules in sequence. Address decoding circuitry normally enables a transfer with only one storage module at a time. During initialization, however, the initialization circuit forces the address decoding circuitry to identify all storage modules simultaneously and forces a data circuit to transmit a known value to the dynamic memory. All modules are thereby loaded in parallel with corresponding storage locations in each module being selected by the refreshing cycle counter.
48 Citations
6 Claims
-
1. A memory array means for connection in a memory system wherein the memory system includes controller means for generating a sequence of address signals, predetermined data signals, a write control signal and an initialization control signal, said memory array means being connected to the controller means and comprising:
-
A. a plurality of memory module means, each said memory module means including; i. a plurality of addressable storage locations, ii. addressing means for selecting one of said storage locations in response to first address signals from the controller means, iii. control means for controlling the transfer functions within said storage locations, and iv. data transfer means for transferring data to and from the storage location selected by said addressing means in response to said control means, B. transfer means for selectively establishing data paths between the controller means and said storage locations in all said memory module means, and C. module selection means connected to said transfer means and said memory module means for selectively enabling one of said control means in said memory module means to transfer data in response to second address signals from said controller means for setting all storage locations in said memory array means to predetermined values including; i. first means connected to said transfer means for establishing a data path from said transfer means to all said memory module means in parallel in response to the initialization control signal from ii. second means connected to said transfer means to receive said initialization control signal and further connected to said control means in each said memory module for selecting all said memory modules in parallel to respond to the second address signals from the controller means thereby to transfer a predetermined data into all said modules in parallel. - View Dependent Claims (2, 3)
-
-
4. A memory system for connection to a data processing system wherein said memory system comprises:
-
A. at least one memory array means including; i. plural memory module means each including; a. a plurality of storage locations, b. addressing means for selecting one of said storage locations in response to first address signals, c. control means for controlling the transfer functions within said storage locations, and d. data transfer means for transferring data to and from said storage locations, ii. module selection means connected to said transfer means and to said memory module means for selectively enabling one of said control means in said memory module means to transfer data in response to second address signals, and iii. initialization circuit means for receiving an initialization signal for setting all storage locations in all said storage modules to predetermined data values, said initialization circuit means including; a. first means connected to said transfer means for establishing a data path from said data transfer means to all said memory module means in response to the initialization signal, and b. second means connected to said module means and to said control means in each said memory module for enabling all said storage means in all said module means in parallel simultaneously in response to the initialization signal thereby to transfer predetermined data signals into said locations, B. controller means connecting said memory array means to the data processing system and including; i. counter means for generating the first address signals in sequence, and ii. initialization cycle control means responsive to the energization of said memory elements for clearing said counter means and generating the initialization signal to enable said initialization circuit means in each said memory array means, C. data path means for connecting said memory module means to said data processing system and being responsive to the initialization signal for generating the predetermined data signals, and D. transfer means for selectively establishing data paths between the controller means and said storage locations in all said memory module means. - View Dependent Claims (5, 6)
-
Specification