Arrangement for recognizing sounds

• US 4,432,096 A
• Filed: 09/14/1981
• Issued: 02/14/1984
• Est. Priority Date: 08/16/1975
• Status: Expired due to Fees

• Current Assignee: US Philips Corporation (Koninklijke Philips N.V.)
• Original Assignee: US Philips Corporation (Koninklijke Philips N.V.)
• Inventors: Bunge, Ernst
• Primary Examiner(s): Kemeny, E. S. Matt
• Application Number:
  US06/301,869
• Time in Patent Office: 883 Days
• Field of Search: 179/1 SC, 179/1 SD, 179/1 SE, 179/1 SB, 340/146.3 AQ, 340/146.3 WD, 324/77, 381/43, 381/41, 381/42
• US Class Current: 704/206
• CPC Class Codes: G10L 15/00 Speech recognition G10L17/00 takes precedence

Abstract

Sounds or speech signals are converted into an electrical sound and broken down into separate spectral components in a filter bank. These components are integrated over a short period of time and produce a short-time spectrum of the signal. The spectral components are applied, via a corresponding number of parallel leads, to a number of pattern detectors which supply an output signal only if the short-time spectrum corresponds to the pattern adjusted in the relevant pattern detector. To this end, each pattern detector includes two threshold value (window) detectors which supply a signal if the applied input signal lies between two adjustable thresholds. Each threshold value detector is connected to a different output of the filter bank for another spectral range and is generally adjusted to different threshold values. The outputs of the threshold value detectors are combined via an AND-element, so that a signal is produced only if all threshold value detectors of the pattern detector are activated. For each sound or for each phoneme in the case of speech, a pattern detector is provided. When series of sounds or signals are recognized, the series of addresses of the pattern detectors which have successively generated an output signal are stored and subsequently applied to the computer for comparison.

Claims

1. A preprocessor for sound signals for use in a sound recognition system comprising:

a. a filter bank having a first input for receiving an electrical input signal which represents a sound pattern, and a plurality of first outputs for presenting a spectral component signal on each first output as filtered out from said electrical input signals and integrated over predetermined fixed time intervals;

b. a plurality of sound vector detectors each having a plurality of window detectors which are provided with second inputs selectively connected to said first outputs for receiving at least one spectral component signal in each of two threshold detectors for comparison thereof with respective predetermined lower and upper threshold values, each window detector having a second output for outputting a binary signal indicating alternatively a "between-thresholds" or an "out-of-thresholds" situation, wherein each sound vector detector furthermore has a combinatorial logic detector for detecting coinciding "between bounds" signals outputted by all its proper window detectors, and thereupon producing a sound vector identifier signal on a third output;

c. storage means having a detector for detecting occurrence of any sound vector identifier signal and thereupon generating a storage location access control signal for storing in a predetermined succession of storage locations sound vector representation signals successively received on a data input connected to all said third outputs;

d. said storage means including a random access memory and an address generator therefor, the output of said detector being coupled to an incrementing input of said address generator, said storage means furthermore having a data encoder for translating any sound vector identifier signal to a corresponding binary code for storage; and

e. each of said pattern detectors having an address associated therewith, said storage means further including a store for storing said addresses of said pattern detectors which produce an output signal at a predetermined time.

2. A preprocessor as claimed in claim 1, wherein each of said threshold value detectors comprises first and second comparators, each of said comparators having an output producing a signal of predetermined polarity, said first comparator being set at said upper threshold value, said comparators producing output signals of the same polarity if the signal on said corresponding output of said filter bank exceeds the adjusted threshold value;

and further comprising an exclusive-OR-element having an input connected to said outputs of said comparators, and an output which functions as the output of said threshold value detector.

3. A preprocessor as claimed in claim 2, further comprising a plurality of Schmitt trigger circuits, each Schmitt trigger circuit having an input connected to said output of each of said comparators, and an output connected to said exclusive-OR-element.

4. A preprocessor as claimed in claim 1, wherein each of said threshold value detectors comprises first and second comparators, said first comparators being set to said lower threshold value, said second comparators being set to said upper threshold value, each of said comparators having an output for producing a signal of predetermined polarity, the output signals on said respect outputs of said first and said second comparators having opposite polarity if the signal on said corresponding output of said filter bank is outside the range of values defined between said lower threshold value and said upper threshold value;

an AND-element having inputs connected to corresponding outputs of said comparator, and an output which functions as the output of said threshold value detector, said outputs of said comparators being connected to said AND-element.

5. A preprocessor as claimed in claim 4, further comprising a Schmitt trigger circuit having an input connected to said output of said AND-element.