Power-conserving control system for turning-off the power and the clocking for data transactions upon certain system inactivity

• US 4,698,748 A
• Filed: 10/07/1983
• Issued: 10/06/1987
• Est. Priority Date: 10/07/1983
• Status: Expired due to Fees

• Current Assignee: United Technologies Automotive, Inc. (Lear Corporation)
• Original Assignee: Essex Group Incorporated (LS Corporation)
• Inventors: Juzswik, David L., Floyd, William M., Webb, Nathaniel
• Primary Examiner(s): Williams, Jr., Archie E.
• Assistant Examiner(s): Lee, Thomas C.
• Application Number:
  US06/540,582
• Time in Patent Office: 1,460 Days
• Field of Search: 364/200 MS File, 364/900 MS File, 364/707, 365/226, 365/227, 371/66, 455/343, 340/825.2
• US Class Current: 713/322
• CPC Class Codes: G06F 1/3215 Monitoring of peripheral devices
• CPC Class Codes: G06F 1/3287 by switching off individual functional units in the computer system
• CPC Class Codes: Y02D 10/00 Energy efficient computing, e.g. low power processors, power management or thermal management
• CPC Class Codes: Y02D 30/50 in wire-line communication networks, e.g. low power modes or reduced link rate

Abstract

A control system, as for controlling automotive body functions, is powered by a limited capacity electrical power source and is structured and controlled in a manner to minimize consumption of electrical power. The control system conducts data transactions between a central control station and one or more remote controllers connected therewith, and the central control station includes a provision for electronic signal processing for controlling the data transactions with the remote controllers. A power FET is operatively connected to the power source and to a portion of the control system for selectively connecting or disconnecting power to that control system portion. The system employs a NMOS microprocessor. The portion of the control system from which power may be disconnected will typically include the processor. The level of system activity is monitored and a power-down, or "sleep" control signal is automatically provided if a predetermined condition of inactivity occurs. That power-down control signal is operatively applied to certain control circuitry for in turn causing the power switch to disconnect power when the power-down control results. Correspondingly, a timer, which preferably is continuously powered, times a "sleep" interval during which power is disconnected from the relevant control system portion and generates a power-up control signal at the end of some predetermined time. The control circuitry responds to this power-up control signal by causing the power switch to reapply power to the previously disconnected portions of the control system.

Claims

1. In a control system for conducting clocked data transactions between a central control station and one or more remote controllers connected therewith, means for clocking said central control station and said remote controllers for said data transactions, the central control station including electronic signal processing means for controlling data transactions and for controlling said clocking of said transactions, said control system being powered by a limited capacity electrical power source, and said clocking for data transactions consumming power at said central control station and at said remote controllers, the improvement comprising:

power switch means coupled to the power source and to a portion of said central control station for selectively connecting or disconnecting said power source to said central control station portion in response to respective power-connect or power-disconnect control signal, said central control station and said remote controllers each comprising large-scale integrated circuitry;

at least one of said remote controllers for connecting with data input means for receiving certain input data,

said signal processing means monitoring input data to said at least one of said remote controllers via said data input means and, in response to said input data being representative of a predetermined condition of inactivity, entering a power-down control mode for issuing a clocking control signal for terminating said clocking at said central control station and a power-down control signal;

timing means for timing a predetermined interval during which power is disconnected from said central control station portion and for generating a power-up control signal at the end of said interval; and

control circuit means coupled to said power switch means and responsive to said power-down control signal for generating said power-disconnect control signa and responsive to said power-up control signal for generating said power-connect control signal.

2. The improved control system of claim 1 wherein said control system controls the body electrical functions of a vehicle and wherein said input data indicative of whether or not said control system portion requires powering includes ignition switch status and status of particular other essential switches.

3. The improved control system of claim 1 wherein said signal processing means includes an integrated processor and means for storing a program for said processor, both said processor and said program storing means being included in said central control station portion to which power is disconnectable and wherein said processor provides said power-down control signal.

4. The improved control system of claim 3 wherein said timing means and said control circuit means are continuously connected to the power source, said timing means is a continuously-clocked, resettable timer, said processor issues a periodic reset signal, said reset signal being coupled to said timer to reset said timer, and wherein said power-down control signal is provided by said processor only a brief predetermined interval after a said reset signal is issued by said processor such that said timer starts from a known reference.

5. The improved control system of claim 4 wherein said power-up control signal is issued by said timer in a time range after said power-down control signal, said time range being of such length as to significantly reduce average power consumption without significantly delaying response to input data supplied to a said remote controller in the interim.

6. The improved control system of claim 5 wherein said interval between a power-down control signal and the next subsequent power-up control signal is about 650ms.

7. The improved control system of claim 4 wherein said control circuit means includes a resettable bistable latch element preconditioned to respond to said power-down control signal to provide said control signal to said switch means for disconnecting the power from said control system portion, said bistable element being reset by said power-up control signal to thereby provide said control signal to said switch means for connecting the power to said control system portion.

8. The improved control system of claim 2 wherein said processor is interrupt-driven, said timer is a multistage rip-le-down counter, and including continuously Powered logic circuit means connected to one or more Preselected stages of said counter and toa request signal from said processor for providing periodic interrupt signals substantially at the intervals determined by the selected counter state and in response to a said request signal, said interrupt signal being extended to said processor for effecting execution of the processor'"'"'s program.

9. The improved control system of claim 8 wherein said interrupt signal logic cirucit means is further responsive to said control signal for disconnecting power from said processor to inhibit generation of a said interrupt signal.

10. The improved control system of claim 4 wherein said processor is a large scale integrated device employing NMOS circuitry.

11. The improved control system of claim 7 wherein said processor is interrupt-driven, said timer is a multistage ripple-down counter and including continuously powered logic circuit means connected to one or more preselected stages of said counter and to a request signal from said processor for providing periodic interrupt signals at the intervals determined by the selected counter stage and in response to a said request signal, said interrupt signal being extended to said processor for effecting execution of the program of said processor, said periodic reset signal provided by said processor occurring when said processor is powered and functioning correctly, and including continuously powered resetting logic means responsive to said reset signal from said processor for applying said reset signal to reset said timer, said resetting logic means being repeatedly preconditioned by said interrupt signals for applying said reset signal to reset said timer, the absenceof said interrupt signals when the power is disconnected from said processor thereby preventing said preconditioning of said resetting logic means to ensure that said timer is not reset.

12. The improved control system of claim 7 wherein said reset signal normally issued by said processor while power is connected thereto may fail to occur if said processor is operating incorrectly, and wherein said timer issues a watchdog cbntrol signal after a predetermined interval longer than the normal interval between said processor-issued reset signals, said latch element also being presettable and means for coupling said watchdog control signal to said latch element for preseting said latch element to provide said control signal to said switch means for disconnecting power from said control system portion.

13. The improved control system of claim 12 wherein the interval for said power-up control signal is longer than for said watchdog control signal such that power is subsequently restored to said central control system portion following power removal by a said watchdog control signal.

14. The improved control system of claim 2 wherein said signal processing means includes an integrated processor and means for storing a program for said processor, both said processor and said program storing means being included in said central control station portion to which power is disconnectable, said processor providing said power-down control signal, and wherein said processor delays the issuance of said power-down control signal for a program-timed interval of predetermined duration and continues to monitor said input data for any change which would negate issuance of said power control signal.

15. The improved control system of claim 14 wherein the duration of said delay in the issuance of said power-down control signal is approximately 10 seconds.

16. The improved control system of claim 2 wherein said central control station includes one or more multiplex controllers, said remote controllers being connected to said multiplex controllers by a serial bus, said serial bus serving to extend multiplex data and clock signals from said multiplex controllers to said remote controllers, said multiplex controllers and said remote controllers being large scale integrated circuitry for multiplex operation, and wherein said issuance of a clocking control signal terminates said clock signals at said multiplex controllers and to aid remote controllers, thereby decreasing their power consumption.

17. The improved control system of claim 15 wherein the data input to said remote controllers from certain data input means deemed essential is stored in respective latches at said remote controllers and wherin said latches are interrogated upon each reconnection of power to said central control station portion to determine whether to remain powered or to again disconnect power.