Differential input selector
First Claim
1. A differential input selector for selectively connecting one of a plurality of differential inputs to a differential output, said selector comprisinga plurality of pairs of differential input lines,a differential output bus,a separately powerable differential amplifier connected to each said pair of input lines, said amplifier being directly connected to said differential output bus, anda means to power said amplifier on and off to selectively connect a said pair of input lines to said output bus,each said differential amplifier being provided by a pair of differential amplifier elements that are on the same integrated circuit chip and have common power control.said pair of differential amplifier elements having output leads that are aligned with each other in two rows of chip leads along the sides of the integrated circuit chip, plural integrated circuit chips being aligned so that output bus lines to which said chip leads are connected and which comprise said differential output bus are straight.
1 Assignment
0 Petitions
Accused Products
Abstract
A differential input selector for selectively connecting one of a plurality of differential inputs to a differential output, the selector including a plurality of pairs of differential input lines, a differential output bus, and a separately powerable differential amplifier connected to each pair of input lines, the amplifier being directly connected to the differential output bus, the amplifier being powered on and off to selectively connect the pair of input lines to the output bus.
73 Citations
2 Claims
-
1. A differential input selector for selectively connecting one of a plurality of differential inputs to a differential output, said selector comprising
a plurality of pairs of differential input lines, a differential output bus, a separately powerable differential amplifier connected to each said pair of input lines, said amplifier being directly connected to said differential output bus, and a means to power said amplifier on and off to selectively connect a said pair of input lines to said output bus, each said differential amplifier being provided by a pair of differential amplifier elements that are on the same integrated circuit chip and have common power control. said pair of differential amplifier elements having output leads that are aligned with each other in two rows of chip leads along the sides of the integrated circuit chip, plural integrated circuit chips being aligned so that output bus lines to which said chip leads are connected and which comprise said differential output bus are straight.
Specification
-
- Resources
-
Current AssigneeTeradyne Incorporated
-
Original AssigneeTeradyne Incorporated
-
InventorsFerland, Michael R.
-
Primary Examiner(s)Mullins, James B.
-
Application NumberUS07/003,945Time in Patent Office536 DaysField of Search330/51, 330/69, 330/252, 330/295, 330/307, 307/243, 328/154, 370/27, 370/112, 370/113US Class Current330/252CPC Class CodesG01R 31/2834 Automated test systems [ATE...G01R 31/31937 Timing aspects, e.g. measur...
