Multi-level bus access for multiple central processing unit

• US 4,897,784 A
• Filed: 06/10/1985
• Issued: 01/30/1990
• Est. Priority Date: 06/10/1985
• Status: Expired due to Fees

• Current Assignee: DAN Hill & Associates Incorporated
• Original Assignee: Daniel L. Nay
• Inventors: Nay, Daniel L.
• Primary Examiner(s): NOT, DEFINED
• Assistant Examiner(s): Fairbanks, Jonathan C.
• Application Number:
  US06/743,299
• Time in Patent Office: 1,695 Days
• Field of Search: 364/200 MS, 364/900 MS, 340/826, 340/827, 370/87, 370/88
• US Class Current: 710/105
• CPC Class Codes: G06F 13/36 for access to common bus or bus system
• CPC Class Codes: G06F 13/4027 using bus bridges G06F13/4022 takes precedence
• CPC Class Codes: G06F 15/173 using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake

Abstract

A system by which a number of central processing units (CPU'"'"'s) may be used completely independently of one another, and yet by which any CPU within the system may communicate with any other CPU in the system. The implementation of the system requires each CPU to be physically connected only to its own bus and to the bus of one other CPU even if there are many CPU'"'"'s and buses in the system. This enables each CPU in the system to have access to all of the buses of all of the other CPU'"'"'s in the system.

Claims

1. A data processing system comprising a plurality of sub-system each capable of operating independently of one another;

each of said sub-systems including a CPU and a general purpose bus consisting of address, data and control lines, connected thereto and controlled thereby;

a takeover logic circuit for allowing one of said sub-systems to take over the bus of another of said sub-systems;

said takeover logic circuit including a plurality of bi-directional buffers for interconnecting the respective lines of the buses of the two sub-systems when said buffers are enabled, and for isolating the buses from one another when said buffers are disabled, a pair of latches connected to the data lines of the two buses, one of said latches receiving data from one of the CPU'"'"'s and for sending the data to the other CPU, and the other of said latches receiving data from the other of said CPU'"'"'s and for sending data to said one of said CPU'"'"'s, and one of said latches being connected to said buffers to enable said buffers upon the receipt of selected signals from at least one of said CPU'"'"'s; and

a separate takeover logic circuit associated with each of said sub-systems to permit any one of said sub-systems to take over the bus of another of said sub-systems, and to reach through the other sub-system and take over the buses of subsequent ones of said sub-systems.

2. The data processing system defined in claim 1, and which includes first control circuitry connected to the address lines of the first-named bus and responsive to a selected address signal from said first-named CPU to set one of said latches to a write mode and to set the other of said latches to a read mode, and second control circuitry connected to the address lines of the second-named bus and responsive to a selected address signal from the second-named CPU to set one of said latches to a write mode and to set the other of said latches to a read mode.

3. The data processing system defined in claim 2, in which at least one of said latches introduces a control signal to said buffers to enable said buffers in response to a selected address signal from said first-named CPU.

4. The data processing system defined in claim 2, in which at least one of said latches introduces a control signal to said buffers to enable said buffers in response to selected address signals from the first-named and second-named CPU'"'"'s.