Arrangement for reducing computer power consumption by turning off the microprocessor when inactive

• US 5,239,652 A
• Filed: 02/04/1991
• Issued: 08/24/1993
• Est. Priority Date: 02/04/1991
• Status: Expired due to Term

• Current Assignee: Apple Inc.
• Original Assignee: Apple Computer Incorporated (Apple Inc.)
• Inventors: Wallgren, Markus C., Seibert, Mark H.
• Primary Examiner(s): Harrell, Robert B.
• Assistant Examiner(s): GECKIL, MEHMET B
• Application Number:
  US07/650,053
• Time in Patent Office: 932 Days
• Field of Search: 395/750, 364/707, 364/141, 364/191, 364/701
• US Class Current: 713/323
• CPC Class Codes: G06F 1/3228 Monitoring task completion, e.g. by use of idle timers, stop commands or wait commands

Abstract

A power consumption reduction method and apparatus for a computer is described. The operating system running on the CPU of the computer determines when the CPU is not actively processing and generates a power-off signal to a control logic circuit. The control logic circuit then disconnects the CPU from the power supply. Pulses sent by a periodic timer or interrupts from input/output units are applied to the control logic circuit to at least periodically issue a power-on signal to the CPU. Power is supplied to the CPU for a given time period at every power-on signal. During this period, the CPU executes miscellaneous housekeeping chores including the polling of disk drives and determines when the CPU should resume normal processing. The control logic circuit also determines, at every power-on signal, whether the CPU is already on or being turned off. The control logic circuit will not issue a reset signal to enable the reset of the CPU if it is already on. If, however, the CPU has been turned off by the operating system, the control logic circuit will reset the CPU at every periodic power-on signal until CPU resumes its normal operation.

Claims

1. In a computer system having a central processing unit (CPU), an addressable memory for storing data and programs for operation on the CPU, a plurality of peripheral devices, and a power supply for supplying power to (1) the CPU, (2) the addressable memory, and (3) the plurality of peripheral devices, an apparatus for reducing power consumption of the CPU of the computer system comprising:

(A) programming means running on the CPU for determining an inactive state of the CPU and for generating a signal indicative of the inactive state of the CPU when the CPU is determined to be in the inactive state, wherein the programming means determines that the CPU is in the inactive state when the CPU does not have any data transfer with any one of the plurality of peripheral devices and the addressable memory and does not execute any program, wherein the programming means is stored in the addressable memory, wherein the CPU addresses the addressable memory to receive and execute the programming means;

(B) switching means coupled to the power supply and the CPU for selectively coupling the power supply to the CPU;

(C) timer means for periodically generating a periodic interrupt signal at a predetermined interval, wherein the timer means is coupled to the CPU for supplying the periodic interrupt signal to the CPU;

(D) polling means coupled to the plurality of peripheral devices and the CPU for polling status of at least one of the plurality of peripheral devices, and for generating a peripheral interrupt signal when the one of the plurality of peripheral devices polled requests an access to the CPU, wherein the polling means applies the peripheral interrupt signal to the CPU, wherein the polling means periodically receives a poll command from the CPU to poll the one of the plurality of peripheral devices;

(E) control logic means for controlling the switching means to couple the power supply to the CPU such that the CPU when in the inactive state is completely disconnected from the power supply and subsequently connected to the power supply by one of the periodic interrupt signal and the peripheral interrupt signal, wherein the control logic means is coupled to (1) the CPU, (2) the switching means, (3) the timer means, and (4) the polling means, wherein the control logic means receives the signal indicative of the inactive state of the CPU from the programming means via the CPU, wherein the control logic means receives the periodic interrupt signal from the timer means and the peripheral interrupt signal from the polling means, wherein the control logic means controls the switching means to disconnect the power supply to the CPU when the control logic means receives the signal indicative of the inactive state of the CPU, wherein when the CPU is disconnected to the power supply via the switching means by the control logic means, the addressable memory and the plurality of peripheral devices remain fully powered by the power supply, wherein the control logic means controls the switching means to connect the power supply to the CPU when the control logic means receives one of the periodic interrupt signal and the peripheral interrupt signal, wherein when the control logic means controls the switching means to connect the power supply to the CPU, the programming means then determines when the CPU is in the inactive state, wherein the programming means checks at every one of the periodic interrupt signal and the peripheral interrupt signal whether the CPU is in the inactive state, wherein when the programming means determines that the CPU is in the inactive state of the programming means generates the signal indicative of the inactive state of the CPU to the control logic means to cause the switching means to disconnect the power supply to the CPU, wherein the control logic means controls the switching means to continuously connect the power supply to the CPU in absence of the signal indicating the inactive state of the CPU; and

(F) reset means for issuing a reset signal to reset the CPU whenever the CPU is connected to the power supply, wherein the reset means is coupled to (1) the CPU, (2) the timer means, and (3) the polling means, wherein the reset means receives the signal indicative of the inactive state of the CPU, the periodic interrupt signal, and the peripheral interrupt signal, wherein when control logic means controls the switching means to connect the CPU to the power supply after the CPU is disconnected with the power supply by the control logic means, the reset means generates the reset signal to the CPU, wherein the reset means does not generate the reset signal in the absence of the signal indicating the inactive state of the CPU.

2. The apparatus as in claim 1, wherein the programming means includes means for indicating the inactive state, wherein the programming means generates the signal indicating the inactive state of the CPU by setting the means for indicating the inactive state.

3. The apparatus as in claim 1, wherein the programming means is a set of program instructions.

4. The apparatus as in claim 1, wherein the predetermined interval is 1/60 of a second.

5. The apparatus as in claim 1, further comprising decoder means coupled to the CPU and the control logic means for decoding and coupling the signal indicative of the inactive state of the CPU generated by the programming means to the control logic means.

6. The apparatus as in claim 1, wherein said reset means maintains said reset signal during a predetermined time period, wherein the predetermined time period is provided by a counter.

7. The apparatus as in claim 6, wherein the predetermined time period is sufficient amount of time to cause said CPU to reset.

8. The apparatus as in claim 6, wherein the predetermined time period is approximately 50 micro-seconds.