Microcomputer having EEPROM provided with detector for detecting data write request issued before data write operation responsive to preceding data write request is completed

• US 5,307,470 A
• Filed: 11/27/1989
• Issued: 04/26/1994
• Est. Priority Date: 11/25/1988
• Status: Expired due to Fees

• Current Assignee: NEC Corporation
• Original Assignee: NEC Corporation
• Inventors: Yoshizawa, Kazutoshi, Kataoka, Toshiyuki
• Primary Examiner(s): Dixon, Joseph L.
• Assistant Examiner(s): LANE, JOHN A
• Application Number:
  US07/441,739
• Time in Patent Office: 1,611 Days
• Field of Search: 364/200 MS File, 364/900 MS File, 395/400, 395/425, 365/191, 365/194, 365/195, 365/222, 365/218
• US Class Current: 711/103
• CPC Class Codes: G06F 11/1415 at system level

Abstract

A microcomputer includes a central processing unit (CPU) and an electrically erasable and programmable nonvolatile memory (EEPROM) fabricated on a single semiconductor chip. When CPU issues a data write request to EEPROM, a data write control circuit is initiated to perform a data write-processing in which data in an address of EEPROM selected by CPU is first erased and thereafter data from CPU is written into that selected address. There is further provided an over-written detection circuit for detecting that CPU issues another data write request to EEPROM while the data write control circuit is performing the data write-processing and for producing an over-write detection signal to CPU.

Claims

1. A microcomputer comprising an electrically erasable and programmable nonvolatile memory unit and a central processing unit executing a program and issuing a data write request to said memory unit,

said memory unit including:

write control means responsive to said data write request issued by said central processing unit for performing a data write processing operation in which data in a predetermined address of said memory unit is erased and thereafter new data is written into said predetermined address of said memory unit; and

detection means for detecting issuance by aid central processing unit of another data write request to said memory unit while said write control means is performing said data write processing operation, and supplying said central processing unit with a detection signal representing that said central processing unit has issued said other data write request before said data writing processing operation is complete,

said central processing unit being allowed to proceed to execute an instruction after issuing said data write request.

2. The microcomputer as claimed in claim 1, wherein said detection means includes a flag, means responsive to said data write request for bringing said flag into a set state, means for bringing said flag into a reset state when said write control means completes said data write processing operation, and means responsive to said other data write request and the set state of said flag for generating said detection signal.

3. The microcomputer as claimed in claim 1, wherein said central processing unit includes an interrupt control unit receiving said detection signal, said interrupt control unit issuing an interrupt request to said central processing unit in response to said detection signal.

4. The microcomputer as claimed in claim 2, wherein said means for bringing said flag into a reset state includes a timer responding to said data write request and producing a data write processing completion signal representative of completion of said data write processing operation after a predetermined time has elapsed, said flag being brought into said reset state by said data write processing completion signal.

5. A microcomputer comprising:

a nonvolatile memory which requires a data write processing operation in order to store data, said data write processing operation including a data erasing operation for erasing data in a predetermined address of said nonvolatile memory and a data writing operation for writing data in said predetermined address;

a central processing unit executing a string of instructions for a program, said central processing unit issuing a data write request to said nonvolatile memory by executing one of said instructions and thereafter continuing to execute said string of instructions;

a first control circuit performing said data write processing operation to store data into said nonvolatile memory in response to said data write request, said first control circuit further generating a first signal during said data write processing operation thereof, said first signal being supplied to said central processing unit to inform said central processing unit that said first control circuit is performing said data write processing operation; and

a second control circuit producing a second signal when said central processing unit issues another data write request to said nonvolatile memory by executing another one of said instructions while said first signal is being generated, said second signal being supplied to said central processing unit to inform said central processing unit that said central processing unit has issued said other data write request while said first control circuit is performing said data write processing operation.

6. The microcomputer as claimed in claim 5, wherein said second control circuit includes a flip-flop circuit which is set by said other data write request and said first signal to produce said second signal and is reset by said central processing unit.

7. A microcomputer comprising:

an electrically erasable and programmable nonvolatile memory which requires data erasing and writing operations in order to store data;

a central processing unit executing a string of instructions for a program, said central processing unit issuing a first data write request to said memory by executing a first one of the instructions and further issuing a second data write request to said memory by executing a second one of the instructions;

a first control circuit performing said data erasing and writing operations to store data into said memory in response to said first data write request, said first control circuit further performing said data erasing and writing operations to store data into said memory in response to said second data write request when said second data write request is issued after said data erasing and writing operations responsive to said first data write request are completed; and

a second control circuit producing a control signal taking a first logic level when said second data write request is issued after said data erasing and writing operations responsive to said first data write request are completed and a second logic level when said second data write request is issued before said data erasing and writing operations responsive to said first data write request are completed.

8. The microcomputer as claimed in claim 7, wherein said central processing unit detects the logic level of said control signal by executing a third one of the instructions after execution of said second one of the instructions and issues again said second data write request when said control signal is detected to be at said second logic level.

9. The microcomputer as claimed in claim 7, further comprising an interrupt control unit and a data storage area, said interrupt control unit issuing an interrupt request to said central processing unit in response to said second logic level of said control signal, and said central processing unit suspending execution of the instructions in response to said interrupt request, performing an interrupt operation to save information relative to said second data write request in said data storage area, and thereafter resuming the execution of the instructions.

10. The microcomputer as claimed in claim 9, wherein said first control circuit generates an operation completion signal when said data erasing and writing operations responsive to said first data write request are completed, said interrupt control unit issuing another interrupt request to said central processing unit in response to said operation completion signal, and said central processing unit suspending the execution of the instructions in response to said other interrupt request, issuing a data write request to said memory by using said information saved in said data storage area, and thereafter resuming the execution of the instructions.