Semiconductor memories with serial sensing scheme
First Claim
Patent Images
1. In a semiconductor memory chip which comprises a plurality of word lines;
- a plurality of data lines each disposed, with respect to a plan view arrangement, as to intersect said plurality of word lines;
a plurality of memory cells, each comprised of a one transistor, one capacitor cell, disposed at desired intersections of said plurality of word lines and said plurality of data lines so that each memory cell is connected to a word line and a data line;
signal sensing means so disposed as to be common to said plurality of data lines;
a plurality of signal transferring means, each of which having a switching function, for electrically coupling said signal sensing means to said plurality of data lines, respectively;
a data output terminal for providing data of the memory chip to outside the memory chip; and
a register coupled between said data output terminal and said signal sensing means, a method of reading data to be outputted from said semiconductor memory chip and inputting data thereto comprising the steps of;
providing data from memory cells corresponding to an individual word line onto said plurality of data lines in accordance with selection of said individual word line;
effecting selection of each of said plurality of data lines, successively;
electrically coupling each successively selected data line to said signal sensing means;
storing the data on said plurality of data lines into said register through said signal sensing means; and
providing readout data from said register to said data output terminal of the memory chip.
0 Assignments
0 Petitions
Accused Products
Abstract
Signals are simultaneously read out from a plurality of memory cells connected to one selected word line onto respective data lines. By successively making a selection out of data lines, signals read simultaneously onto respective data lines are serially and successively sensed by means of one signal sensing means. As for restoring operation as well, restoring is successively performed via the signal transferring means on the basis of the result sensed by the signal sensing means. By thus making a plurality of data lines share either signal sensing means or both signal sensing means and restoring means, the number of these means can be reduced and the layout pitch of these means can be relaxed. Therefore, a semiconductor memory having a higher density can be realized.
15 Citations
24 Claims
-
1. In a semiconductor memory chip which comprises a plurality of word lines;
- a plurality of data lines each disposed, with respect to a plan view arrangement, as to intersect said plurality of word lines;
a plurality of memory cells, each comprised of a one transistor, one capacitor cell, disposed at desired intersections of said plurality of word lines and said plurality of data lines so that each memory cell is connected to a word line and a data line;
signal sensing means so disposed as to be common to said plurality of data lines;
a plurality of signal transferring means, each of which having a switching function, for electrically coupling said signal sensing means to said plurality of data lines, respectively;
a data output terminal for providing data of the memory chip to outside the memory chip; and
a register coupled between said data output terminal and said signal sensing means, a method of reading data to be outputted from said semiconductor memory chip and inputting data thereto comprising the steps of;providing data from memory cells corresponding to an individual word line onto said plurality of data lines in accordance with selection of said individual word line; effecting selection of each of said plurality of data lines, successively; electrically coupling each successively selected data line to said signal sensing means; storing the data on said plurality of data lines into said register through said signal sensing means; and providing readout data from said register to said data output terminal of the memory chip. - View Dependent Claims (2, 3)
- a plurality of data lines each disposed, with respect to a plan view arrangement, as to intersect said plurality of word lines;
-
4. In a semiconductor memory chip which comprises a plurality of word lines;
- a plurality of data lines each disposed, with respect to a plan view arrangement, as to intersect said plurality of word lines;
a plurality of memory cells disposed at desired intersections of said plurality of word lines and said plurality of data lines so that each memory cell is connected to a word line and a data line;
a sensing circuit so disposed as to be common to said plurality of data lines;
a signal switching circuit electrically coupling said sensing circuit to said plurality of data lines, respectively;
a data input/output terminal for providing data of the memory chip outside the memory chip; and
a register coupled between said data input/output terminal and said sensing circuit, a method of reading data to be outputted from said semiconductor memory chip and inputting write data thereto comprising the steps of;(a) simultaneously providing read data from memory cells corresponding to a word line onto said plurality of data lines in accordance with a selection signal applied to said word line; (b) during the time of the word line selection signal, each of said plurality of data lines is selected successively for coupling to said sensing circuit via said signal switching circuit; (c) successively storing the read data on said plurality of data lines into said register through said sensing circuit during the time of the word line selection signal; and (d) providing readout data from said register to said data input/output terminal; and (e) repeating steps (a) to (d) in that order until readout data representative of all of said plurality of memory cells are provided at said input/output terminal. - View Dependent Claims (5, 6, 7, 8)
- a plurality of data lines each disposed, with respect to a plan view arrangement, as to intersect said plurality of word lines;
-
9. A semiconductor device chip having a memory comprising:
-
a plurality of word lines; a plurality of data line pairs, each data line pair consisting of two data lines spaced away from each other, and each pair of said plurality of data line pairs so disposed, with respect to a plan view arrangement, as to intersect said plurality of word lines; a plurality of memory cells disposed at desired intersections of said plurality of word lines and said plurality of data line pairs so that each memory cell is connected to a word line and a data line; signal sensing means so disposed as to be common to said plurality of data line pairs; and a plurality of signal transferring means, each of which having a switching function, for electrically coupling said signal sensing means to said plurality of data line pairs, respectively; a data output terminal for outputting data to outside of said semiconductor device chip; and a register coupled between said data output terminal and said signal sensing means, wherein, each of said plurality of memory cells is comprised of a one transistor, one capacitor type cell, wherein, by selecting one word line of said plurality of word lines, respective signals are read out on said plurality of data line pairs from memory cells which are connected to said selected word line, wherein said respective signals thus read out on said plurality of data line pairs are successively sensed by said signal sensing means by making successive selections of said plurality of signal transferring means, and wherein said respective signals are outputted through said register. - View Dependent Claims (10, 11, 12)
-
-
13. A semiconductor device chip having a memory comprising:
-
a plurality of word lines; a plurality of data line pairs, each data line pair consisting of two data lines spaced away from each other, and each pair of said plurality of data line pairs so disposed, with respect to a plan view arrangement, as to intersect said plurality of word lines; a plurality of memory cells disposed at desired intersections of said plurality of word lines and said plurality of data line pairs so that each memory cell is connected to a word line and a data line; a sensing circuit so disposed as to be common to said plurality of data line pairs; and a signal switching circuit for electrically coupling said sensing circuit to said plurality of data line pairs, respectively; a data output terminal for outputting data to outside of said semiconductor device chip; and a register coupled between said data output terminal and said sensing circuit, wherein, each of said plurality of memory cells is a one transistor, one capacitor type cell, wherein, by selecting one word line of said plurality of word lines, respective signals are read out on said plurality of data line pairs from memory cells which are connected to said selected word line, wherein said respective signals thus read out on said plurality of data line pairs are successively sensed by said sensing circuit by making successive signal transfer selections via said signal switching circuit, and wherein said respective signals are outputted through said register. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24)
-
Specification
-
- Resources
Litigation Campaign Assessment
Thank you for your request. You will receive a custom alert email when the Litigation Campaign Assessment is available.
×
-
Current AssigneeHitachi, Ltd.
-
Original AssigneeHitachi, Ltd.
-
InventorsSakata, Takeshi, Kimura, Katsutaka, Itoh, Kiyoo
-
Primary Examiner(s)MOTTOLA, STEVEN J
-
Application NumberUS08/208,664Time in Patent Office228 DaysField of Search365/189.02, 365/189.12, 365/207, 365/210, 365/222US Class Current365/189.02CPC Class CodesG11C 7/06 Sense amplifiers; Associate...G11C 7/103 using serially addressed re...
