Controller for two-switch buck-boost converter
First Claim
1. A controller for use with a two-switch buck-boost converter, the controller comprising:
- oscillator means for receiving upper and lower input voltages and for generating a timing ramp signal having excursion voltage limits equal to said upper and lower input voltages;
amplifier means having an inverting input for receiving an error signal and a non-inverting input for receiving a selected one of said upper and lower input voltages, said amplifier means being operative for generating an inverted error signal in response to said error signal and said selected one of said upper and lower input voltages;
first comparator means for comparing said error signal to said timing ramp signal, for generating a first pulse-width-modulated signal as a result of comparing said error signal to said timing ramp signal, and for coupling said first pulse-width-modulated signal to a first switch of said two-switch buck-boost converter; and
second comparator means for comparing said inverted error signal to said timing ramp signal, for generating a second pulse-width-modulated signal, and for coupling said second pulse-width-modulated signal to a second switch of said two-switch buck-boost converter.
3 Assignments
0 Petitions
Accused Products
Abstract
A controller for a two-switch buck-boost converter accomplishes one-at-a-time switch control by simultaneously employing an analog error signal to control one drive output and an analog inversion of that error signal, with respect to a voltage that is equal to the voltage excursion limit of a timing ramp signal, to control the other drive output. In a second embodiment of the invention, a controller employs a comparator to compare an analog error signal against a given voltage excursion limit of a timing ramp signal to perform the functions of determining which of two drive outputs is to be enabled to be modulated and of modifying the voltage excursion limits of the timing ramp signal such that the voltage excursion limit compared by the comparator is switched between two different voltage excursion limits.
281 Citations
8 Claims
-
1. A controller for use with a two-switch buck-boost converter, the controller comprising:
-
oscillator means for receiving upper and lower input voltages and for generating a timing ramp signal having excursion voltage limits equal to said upper and lower input voltages; amplifier means having an inverting input for receiving an error signal and a non-inverting input for receiving a selected one of said upper and lower input voltages, said amplifier means being operative for generating an inverted error signal in response to said error signal and said selected one of said upper and lower input voltages; first comparator means for comparing said error signal to said timing ramp signal, for generating a first pulse-width-modulated signal as a result of comparing said error signal to said timing ramp signal, and for coupling said first pulse-width-modulated signal to a first switch of said two-switch buck-boost converter; and second comparator means for comparing said inverted error signal to said timing ramp signal, for generating a second pulse-width-modulated signal, and for coupling said second pulse-width-modulated signal to a second switch of said two-switch buck-boost converter. - View Dependent Claims (3, 5)
-
-
2. A controller for use with a two-switch buck-boost converter, the controller comprising:
-
oscillator means for receiving upper, intermediate, and lower input voltages and for generating a timing ramp signal having excursion voltage limits selectable between said intermediate and lower input voltages and said intermediate and upper input voltages; first comparator means for comparing an error signal to said timing ramp signal and for generating a pulse-width-modulated signal; second comparator means for comparing said error signal to said intermediate input voltage and for generating a two-state select signal; means responsive to said select signal for selecting one set of said excursion voltage limits of said timing ramp signal when said select signal is in a first state and for selecting the other set of said excursion voltage limits of said timing ramp signal when said select signal is in a second state; and logic means for gating said pulse-width-modulated signal and said select signal for applying said pulse-width-modulated signal to a first switch of said two-switch buck-boost converter when said select signal is in said first state and for maintaining said first switch in an ON state when said select signal is in said second state, said logic means being further operative for applying said pulse-width-modulated signal to a second switch of said two-switch buck-boost converter when said select signal is in said second state and for maintaining said second switch in an OFF state when said select signal is in said first state. - View Dependent Claims (4, 6)
-
-
7. A process for controlling buck and boost switches of a two-switch buck-boost converter, the process comprising the steps of:
-
receiving upper and lower input voltages; generating a timing ramp signal having upper and lower excursion voltage limits equal to said upper and lower input voltages, respectively; generating a first pulse-width-modulated signal by comparing an error signal with a selected one of said upper and lower input voltages; coupling said first pulse-width-modulated signal to a first switch of said two-switch buck-boost converter; forming an inverted error signal as a function of said error signal and said selected one of said upper and lower input voltages; generating a second pulse-width-modulated signal by comparing said inverted error signal to said timing ramp signal; and coupling said second pulse-width-modulated signal to a second switch of said two-switch buck-boost converter.
-
-
8. A process for controlling buck and boost switches of a two-switch buck-boost converter, the process comprising the steps of:
-
receiving upper, intermediate, and lower input voltages; generating a timing ramp signal having excursion voltage limits selectable between the combination of said-intermediate and lower input voltages and the combination of said intermediate and upper input voltages; generating a pulse-width-modulated signal by comparing an error signal to said timing ramp signal; generating a two-state select signal by comparing said error signal to said intermediate input voltage; selecting one combination of said excursion voltage limits of said timing ramp signal when said select signal is in a first state; selecting the other combination of said excursion voltage limits of said timing ramp signal when said select signal is in a second state; and applying said pulse-width-modulated signal to a first switch of said two-switch buck-boost converter when said select signal is in said first state; maintaining said first switch in an ON state when said select signal is in said second state; applying said pulse-width-modulated signal to a second switch of said two-switch buck-boost converter when said select signal is in said second state; and maintaining said second switch in an OFF state when said select signal is in said first state,
-
Specification