Method and apparatus for translating virtual addresses in a data processing system having multiple instruction pipelines and separate TLB's

  • US 5,463,750 A
  • Filed: 11/02/1993
  • Issued: 10/31/1995
  • Est. Priority Date: 11/02/1993
  • Status: Expired due to Term
First Claim
Patent Images

1. An apparatus for translating virtual addresses in a computing system having at least a first and a second instruction pipeline and a direct address translation unit for translating virtual addresses into real addresses, the direct address translation unit including a master translation memory for storing translation data, the direct address translation unit for translating a virtual address into a corresponding real address, comprising:

  • a first translation buffer, associated with the first instruction pipeline, for storing a first subset of translation data from the master translation memory;

    a first address translator, coupled to the first instruction pipeline and to the first translation buffer, for translating a first virtual address received from the first instruction pipeline into a corresponding first real address, the first address translator comprising;

    first translation buffer accessing means for accessing the first translation buffer;

    first translation indicating means, coupled to the first translation buffer accessing means, for indicating whether translation data for the first virtual address is stored in the first translation buffer; and

    first direct address translating means, coupled to the first translation indicating means and to the direct address translation unit to translate the first virtual address when the first translation indicating means indicates that the translation data for the first virtual address is not stored in the first translation buffer, the first direct address translating means including first translation buffer storing means, coupled to the first translation buffer, for storing the translation data for the first virtual address from the master translation memory into the first translation buffer;

    a second translation buffer, associated with the second instruction pipeline, for storing a second subset of translation data from the master translation memory; and

    a second address translator, coupled to the second instruction pipeline and to the second translation buffer, for translating a second virtual address received from the second instruction pipeline into a corresponding second real address, the second address translator comprising;

    second translation buffer accessing means for accessing the second translation buffer;

    second translation indicating means, coupled to the second translation buffer accessing means, for indicating whether translation data for the second virtual address is stored in the second translation buffer; and

    second direct address translating means, coupled to the second translation indicating means and to the first address translation unit, for activating the direct address translation unit to translate the second virtual address when the second translation indicating means indicates that the translation data for the second virtual address is not stored in the second translation buffer, the second direct address translating means including second translation buffer storing means, coupled to the second translation buffer, for storing the translation data for the second virtual address from the master translation memory into the second translation buffer.

View all claims
    ×
    ×

    Thank you for your feedback

    ×
    ×