Multiprocessing system employing an adaptive interrupt mapping mechanism and method
First Claim
1. A symmetrical multiprocessing system comprising:
- a plurality of processing units;
a first peripheral device operatively coupled to said plurality of processing units through a first peripheral bus;
a second peripheral device operatively coupled to said plurality of processing units through said first peripheral bus;
a third peripheral device coupled to said plurality of processing units through a second peripheral bus;
an interrupt controller including a first input line coupled to receive a first interrupt signal from said first peripheral device and a second input line coupled to receive a second input signal from said second peripheral device;
an interrupt mapper including an interrupt input line for receiving a third interrupt signal from said third peripheral device and configured to route said third interrupt signal to a third input line of said interrupt controller; and
a central interrupt control unit coupled to said first pepripheral bus, and coupled to said interrupt controller via an interrupt controller interrupt request line, and coupled to said plurality of processing units, and coupled to said first input line, said second input line, and said interrupt input line, wherein said central interrupt control unit is configured to receive said first interrupt signal, said second interrupt signal, and said third interrupt signal on a first central interrupt control unit input line coupled to said first input line, a second central interrupt control unit input line coupled to said second input line, and a third central interrupt control unit input line coupled to said interrupt input line, respectively, and to distribute said first interrupt signal, said second interrupt signal, and said third interrupt signal among said plurality of processing units during a first mode of operation, and wherein said central interrupt control unit is configured to assert a signal to disable said interrupt mapper during said first mode of operation, and wherein in a second mode of operation, said central interrupt control unit is configured to receive a signal indicative of said first interrupt signal, said second interrupt signal, and said third interrupt signal via said interrupt controller interrupt request line.
3 Assignments
0 Petitions
Accused Products
Abstract
A symmetrical multiprocessing system is provided that includes a central interrupt control unit. The central interrupt control unit is coupled to a plurality of processing units and to a plurality of interrupt sources. The interrupt sources include a plurality of peripheral devices coupled to a first peripheral bus, such as a PCI bus. The interrupt sources also include devices coupled to a second peripheral bus, such as an ISA bus. The central interrupt control unit is operative in two modes. In a first mode, referred to as a pass through mode, interrupts from ISA peripheral devices are provided through an interrupt controller, such as cascaded type 8259 interrupt controllers, to the central interrupt control unit. The central interrupt control unit then passes the interrupt directly to a master processing unit. PCI interrupts are provided through a PCI mapper to other available interrupt inputs of the interrupt controller. The pass through mode advantageously allows backwards compatibility of the system with traditional operating systems such as DOS. During the advanced operating mode, the central interrupt control unit causes the PCI mapper to be disabled. In the advanced mode, interrupts from both PCI devices and ISA devices are provided directly to the central interrupt control unit. Since the PCI mapper is disabled during the advanced mode, additional ISA peripheral devices may be supported within the system without contending with PCI interrupts.
97 Citations
20 Claims
-
1. A symmetrical multiprocessing system comprising:
-
a plurality of processing units; a first peripheral device operatively coupled to said plurality of processing units through a first peripheral bus; a second peripheral device operatively coupled to said plurality of processing units through said first peripheral bus; a third peripheral device coupled to said plurality of processing units through a second peripheral bus; an interrupt controller including a first input line coupled to receive a first interrupt signal from said first peripheral device and a second input line coupled to receive a second input signal from said second peripheral device; an interrupt mapper including an interrupt input line for receiving a third interrupt signal from said third peripheral device and configured to route said third interrupt signal to a third input line of said interrupt controller; and a central interrupt control unit coupled to said first pepripheral bus, and coupled to said interrupt controller via an interrupt controller interrupt request line, and coupled to said plurality of processing units, and coupled to said first input line, said second input line, and said interrupt input line, wherein said central interrupt control unit is configured to receive said first interrupt signal, said second interrupt signal, and said third interrupt signal on a first central interrupt control unit input line coupled to said first input line, a second central interrupt control unit input line coupled to said second input line, and a third central interrupt control unit input line coupled to said interrupt input line, respectively, and to distribute said first interrupt signal, said second interrupt signal, and said third interrupt signal among said plurality of processing units during a first mode of operation, and wherein said central interrupt control unit is configured to assert a signal to disable said interrupt mapper during said first mode of operation, and wherein in a second mode of operation, said central interrupt control unit is configured to receive a signal indicative of said first interrupt signal, said second interrupt signal, and said third interrupt signal via said interrupt controller interrupt request line. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method of routing a plurality of interrupt signals in a multiprocessing system comprising the steps of:
-
initializing said multiprocessing system in a pass through mode thereby enabling an interrupt mapper, wherein said interrupt mapper is configured to route one or more interrupt signals from one or more peripheral devices to an interrupt controller; providing a disable signal to said interrupt mapper and entering an advanced mode; providing said one or more interrupt signals directly from said one or more peripheral devices to a central interrupt control unit, thereby bypassing said interrupt controller; and distributing said one or more interrupt signals from said central interrupt control unit to one or more of a plurality of processing units. - View Dependent Claims (11, 12)
-
-
13. A multiprocessing computer system, comprising:
-
a plurality of processing units operatively coupled to a first bus; a second bus operably coupled to said first bus; a first peripheral device coupled to said first bus; a second peripheral device coupled to said second bus; an interrupt controller coupled to said second bus and having a first input line coupled to receive an interrupt request signal from said second peripheral device; an interrupt mapper coupled to said second bus and configured to receive an interrupt request signal from said first peripheral device and route said interrupt request signal to said interrupt controller via a second input line; and a central interrupt control unit coupled to said first bus and operably coupled to said plurality of processing units and said interrupt controller and configured to receive said interrupt signal from said first peripheral device via a first central interrupt control unit interrupt request line in a first mode of operation, and via a second central interrupt control unit request line coupled to an output of said interrupt controller in a second mode of operation, wherein said central interrupt control unit is configured to assert a signal to disable said interrupt mapper during said first mode of operation. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20)
-
Specification