×

Data transferring buffer

  • US 5,740,468 A
  • Filed: 12/01/1993
  • Issued: 04/14/1998
  • Est. Priority Date: 01/12/1987
  • Status: Expired due to Fees
First Claim
Patent Images

1. Data transferring buffer circuits for data exchange, said data transferring buffer circuits receiving data from a plurality of data sources, providing the data to a plurality of data destinations and receiving a destination buffer limit signal from at least one of the plurality of data destinations, said data transferring buffer circuits comprising:

  • a plurality of buffers connected to corresponding ones of the plurality of data sources to independently receive and store data in parallel the data sent from the plurality of data sources, each of said buffers providing a data remainder amount signal;

    a buffer limit signal generating circuit, connected to said plurality of buffers, for generating a source buffer limit signal when an amount of data stored in one of said plurality of buffers reaches a predetermined limit and outputting the source buffer limit signal to one of a plurality of the data sources;

    a data read signal generating circuit, connected to said plurality of buffers, for producing a selection signal to identify a selected buffer from among said plurality of buffers based on the data remainder amount signals from said plurality of buffers and the destination buffer limit signal from at least one of the plurality of data destinations indicating ability to receive the data from at least one of said buffers storing the data to be sent, and for supplying a data reading signal to the selected buffer; and

    a selected data delivery circuit, connected to said data read signal generating circuit and said buffers, for receiving the selection signal from said data read signal generating circuit and for delivering the data, output by the selected buffer in response to the data reading signal, to each of the at least one of the plurality of data destinations capable of receiving the data as indicated by the destination buffer limit signal received therefrom.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×