Identifiable modules on a serial bus system and corresponding identification methods
First Claim
Patent Images
1. A system with identifiable electronic devices on a single wire data bus, comprising;
- (a) a bus master;
(b) said single wire data bus electrically coupled to said bus master;
(c) a plurality of electronic devices, each electronic device of said plurality of electronic devices electrically coupled to said single wire data bus, and each electronic device of said plurality of electronic devices having a unique n-bit identification; and
(d) each electronic device of said plurality of electronic devices having control logic programmable to respond to a signal sequence of first read signal, second read signal, write signal, said write signal comprised of a write bit, on said single wire data bus from said bus master by(i) responding to said first read signal by signaling to said single wire data bus a jth bit of said unique n-bit identification, wherein j is positioned between 0 and n, said jth bit having a complement value,(ii) responding to said second read signal by signaling to said single wire data bus the complement of said jth bit, and(iii) responding to said write signal by comparing said write bit to said jth bit and(A) when said write bit differs from said jth bit in one electronic device in said plurality of electronic devices, then idling said one electronic device in said plurality of electronic devices or(B) when said write bit matches said jth bit, then incrementing to the (j+1)st bit of said unique n-bit identification if j is less than n.
1 Assignment
0 Petitions
Accused Products
Abstract
A single wire data bus is utilized by a bus master to communicate with and identify electronic devices also connected to the single wire data bus. Each of the electronic devices include a unique ID (identification), wherein the bus master, using a one-wire protocol, can identify all of the electronic devices connected to the single wire data bus.
146 Citations
20 Claims
-
1. A system with identifiable electronic devices on a single wire data bus, comprising;
-
(a) a bus master; (b) said single wire data bus electrically coupled to said bus master; (c) a plurality of electronic devices, each electronic device of said plurality of electronic devices electrically coupled to said single wire data bus, and each electronic device of said plurality of electronic devices having a unique n-bit identification; and (d) each electronic device of said plurality of electronic devices having control logic programmable to respond to a signal sequence of first read signal, second read signal, write signal, said write signal comprised of a write bit, on said single wire data bus from said bus master by (i) responding to said first read signal by signaling to said single wire data bus a jth bit of said unique n-bit identification, wherein j is positioned between 0 and n, said jth bit having a complement value, (ii) responding to said second read signal by signaling to said single wire data bus the complement of said jth bit, and (iii) responding to said write signal by comparing said write bit to said jth bit and (A) when said write bit differs from said jth bit in one electronic device in said plurality of electronic devices, then idling said one electronic device in said plurality of electronic devices or (B) when said write bit matches said jth bit, then incrementing to the (j+1)st bit of said unique n-bit identification if j is less than n. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A system with identifiable electronic devices on a single wire data bus, comprising:
-
(a) a bus master; (b) said single wire data bus electrically coupled to a bus master; (c) a plurality of electronic devices, each electronic device of said plurality of electronic devices electrically coupled to said single wire data bus, and each electronic device of said plurality of electronic devices having a unique n-bit identification number; (d) each electronic device of said plurality of electronic devices having electronic device control logic programmable to respond to a reset signal issued by said master by issuing a presence signal; said bus master has master control logic configured to read from a first bit from said single wire data bus; (i) said electronic device control logic of each electronic device of said plurality of electronic devices configured to respond by placing said first bit of said unique n-bit identification number of each electronic device of said plurality of electronic devices on said single wire data bus, which are logically combined with one another to produce a first logical combination, (ii) said bus master control logic configured to read said first logical combination of said unique n-bit identification number of each electronic device of said plurality of electronic devices on said single wire data bus, (iii) said electronic device control logic of each electronic device of said plurality of electronic devices configured to respond by placing a complement of said first bit of said unique n-bit identification number of each electronic device of said plurality of electronic devices on said single wire data bus which are logically combined to produce a second logical combination, (iv) said bus master control logic reads said second logical combination and interprets said first logical combination in conjunction with said second logical combination to determine a portion of said unique n-bit identification number of at least one electronic device of said plurality of electronic devices, so that said master control logic can deselect at least one electronic device of said plurality of electronic devices. - View Dependent Claims (12, 13)
-
-
14. The system of claim wherein said first logical combination and said second logical combination are an AND operation.
-
15. A method of identifying a first electronic device in a plurality of electronic devices electrically coupled to a single wire data bus, each electronic device of said plurality of electronic devices having a unique n-bit identification number, comprising
(a) initiating a signal sequence of first read signal, second read signal, write signal, said write signal comprised of a write bit, on said single wire data bus to be received by each electronic device of said plurality of electronic devices; -
(b) responding to said signal sequence of said first read signal, said second read signal, said write signal on said single wire data bus from said bus master by (i) responding to said first read signal by signaling to said single wire data bus a jth bit of said unique n-bit identification number, wherein j is positioned between 0 and n, (ii) responding to said second read signal by signaling to said single wire data bus a complement of said jth bit, and (iii) responding to said write signal by comparing said write bit to said jth bit and (A) when said write bit differs from said jth bit of one electronic device of said plurality of electronic devices, then idling said one electronic device of said plurality of electronic devices or (B) when said write bit matches said jth bit, then incrementing to the (j+1)st bit of said unique n-bit identification number if j is less than n. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification