Reduced mask CMOS salicided process
First Claim
Patent Images
1. A method for manufacturing a CMOS device on a semiconductor substrate, the method comprising:
- forming a plurality of field oxide regions on said semiconductor substrate;
forming a first oxide layer on said plurality of field oxide regions;
forming a first silicon nitride layer on said first oxide layer;
patterning a first photoresist on said semiconductor substrate to expose a portion of said semiconductor substrate;
forming a first conductivity well in said semiconductor substrate by a first ion implantation using said first photoresist as a mask;
forming a first liquid phase deposition oxide (LPD-oxide) on said semiconductor substrate over said first conductive well;
removing said first photoresist;
forming a second conductivity well in said semiconductor substrate by a second ion implantation using said first LPD-oxide as a mask;
removing said first LPD-oxide;
removing said first silicon nitride layer;
removing said first oxide layer;
forming a second oxide layer on said semiconductor substrate as a gate oxide;
forming an undoped polysilicon layer on said second oxide layer;
forming a second silicon nitride layer on said undoped polysilicon layer to act as an anti-reflective coating (ARC);
patterning said second silicon nitride layer, said polysilicon layer, and said second oxide layer to form gates on said first, second conductive wells, respectively;
patterning a second photoresist on said second conductive well;
performing a third ion implantation using said second photoresist as a mask to dope second conductive type ions into said first conductive well, thereby forming second conductive type doped regions;
forming a second LPD-oxide layer on said first conductive well and along a surface of said gate on said first conductive well;
performing a first thermal anneal to condense said second LPD-oxide layer, a silicon oxynitride layer being simultaneously formed on said second conductive well and along a surface of said gate on said second conductive well;
forming oxide side wall spacers having first conductive type ions on side walls of said gates;
forming a self-aligned silicide (SALICIDE) on said semiconductor substrate and a polycide on said gates;
patterning a third photoresist on said first well;
performing a forth ion implantation using said third photoresist as a mask to dope first conductive type ions into said second conductive well;
removing said third photoresist;
patterning a forth photoresist on said second well;
performing a fifth ion implantation using said forth photoresist as a mask to dope second conductive type ions into said first conductive well;
removing said forth photoresist; and
performing a second thermal anneal to form source and drain junction adjacent to said gates, and extended source and drain under said oxide side wall spacers.
3 Assignments
0 Petitions
Accused Products
Abstract
The present invention includes forming an oxide layer, nitride on a substrate. An ion implantation is performed. A LPD-oxide is formed on P well. Subsequently, an ion implantation to dope phosphorus into the substrate to form N well. Then, the LPD-oxide is removed. The oxide layer and the silicon nitride layer are respectively removed. Subsequently, a thin gate oxide is regrown on the surface of the substrate. A polysilicon layers, a second nitride are deposited on the oxide layer. Polysilicon gates are patterned. An ion implantation is carried out to implant arsenic into the P well. A thin LPD-oxide is forged along the surface of the gate, the substrate on the P well. A thermal anneal process is used to condense the LPD-oxide. Simultaneously, an ultra thin silicon oxynitride layer is formed on the surface of N well. Next, BSG side wall spacers are formed on the side walls of the gates. The silicon nitride layer is removed. Self-align silicide (SALICIDE), polycide are respectively formed on the exposed substrate, gates. Then, an ion implantation is performed. Then, another ion implantation is next used. Finally, ultra shallow junction source and drain are formed adjacent to the gates by using a rapid thermal process (RTP).
97 Citations
27 Claims
-
1. A method for manufacturing a CMOS device on a semiconductor substrate, the method comprising:
-
forming a plurality of field oxide regions on said semiconductor substrate; forming a first oxide layer on said plurality of field oxide regions; forming a first silicon nitride layer on said first oxide layer; patterning a first photoresist on said semiconductor substrate to expose a portion of said semiconductor substrate; forming a first conductivity well in said semiconductor substrate by a first ion implantation using said first photoresist as a mask; forming a first liquid phase deposition oxide (LPD-oxide) on said semiconductor substrate over said first conductive well; removing said first photoresist; forming a second conductivity well in said semiconductor substrate by a second ion implantation using said first LPD-oxide as a mask; removing said first LPD-oxide; removing said first silicon nitride layer; removing said first oxide layer; forming a second oxide layer on said semiconductor substrate as a gate oxide; forming an undoped polysilicon layer on said second oxide layer; forming a second silicon nitride layer on said undoped polysilicon layer to act as an anti-reflective coating (ARC); patterning said second silicon nitride layer, said polysilicon layer, and said second oxide layer to form gates on said first, second conductive wells, respectively; patterning a second photoresist on said second conductive well; performing a third ion implantation using said second photoresist as a mask to dope second conductive type ions into said first conductive well, thereby forming second conductive type doped regions; forming a second LPD-oxide layer on said first conductive well and along a surface of said gate on said first conductive well; performing a first thermal anneal to condense said second LPD-oxide layer, a silicon oxynitride layer being simultaneously formed on said second conductive well and along a surface of said gate on said second conductive well; forming oxide side wall spacers having first conductive type ions on side walls of said gates; forming a self-aligned silicide (SALICIDE) on said semiconductor substrate and a polycide on said gates; patterning a third photoresist on said first well; performing a forth ion implantation using said third photoresist as a mask to dope first conductive type ions into said second conductive well; removing said third photoresist; patterning a forth photoresist on said second well; performing a fifth ion implantation using said forth photoresist as a mask to dope second conductive type ions into said first conductive well; removing said forth photoresist; and performing a second thermal anneal to form source and drain junction adjacent to said gates, and extended source and drain under said oxide side wall spacers. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27)
-
Specification
-
- Resources
Litigation Campaign Assessment
Thank you for your request. You will receive a custom alert email when the Litigation Campaign Assessment is available.
×
-
Current AssigneeTaiwan Semiconductor Manufacturing Company Limited
-
Original AssigneeTexas Instruments, Inc.
-
InventorsWu, Shye-Lin
-
Primary Examiner(s)CHAUDHARI, CHANDRA P
-
Application NumberUS09/013,676Time in Patent Office666 DaysField of Search438/228, 438/229, 438/230, 438/231, 438/232, 438/530, 438/592, 438/636US Class Current438/228CPC Class CodesH01L 21/823842 gate conductors with differ...
