Differential circuits employing forward body bias
First Claim
1. A circuit comprising:
- a differential amplifier including a differential pair of first and second FET transistors to at least partially control output voltage signals responsive to input voltage signals, the first and second FET transistors being configured to be matched and having a body; and
body bias control circuitry to provide a body bias voltage signal to the body to place the first and second FET transistors in a forward body bias condition.
1 Assignment
0 Petitions
Accused Products
Abstract
In some embodiments, the invention includes circuit having a differential amplifier and body bias control circuitry. The differential amplifier includes a differential pair of first and second FET transistors to at least partially control output voltage signals responsive to input voltage signals, the first and second FET transistors being configured to be matched and having a body. The body bias control circuitry provides a body bias voltage signal to the body to place the first and second FET transistors in a forward body bias condition. The differential amplifier and body bias circuitry may be used in a sense amplifier, comparator, voltage controlled oscillator, delay locked loop, and phase locked loop as well as other circuits.
236 Citations
30 Claims
-
1. A circuit comprising:
-
a differential amplifier including a differential pair of first and second FET transistors to at least partially control output voltage signals responsive to input voltage signals, the first and second FET transistors being configured to be matched and having a body; and
body bias control circuitry to provide a body bias voltage signal to the body to place the first and second FET transistors in a forward body bias condition. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A circuit comprising:
-
a differential amplifier in an integrated circuit having a minimum line width Lmin, the differential amplifier including (a) input conductors to carrying input voltage signals;
(b) output conductors to carrying output voltage signals;
(c) a differential pair of first and second FET transistors coupled to the input and output conductors to receive the input voltage signals and at least partially control the output voltage signals as a function of the input voltage signals, the first and second FET transistors having a body and being configured to be matched, the first and second FET transistors each having a channel length that is between Lmin and 2 Lmin, where Lmin is a minimum line width for the input and output conductors; and
body bias control circuitry to provide a body bias voltage signal to the body to place the first and second FET transistors in a forward body bias condition.- View Dependent Claims (14, 15)
-
-
16. A circuit comprising:
-
a sense amplifier including;
(a) a differential amplifier including a differential pair of first and second FET transistors to at least partially control output voltage signals responsive to input voltage signals on input conductors, the first and second FET transistors being configured to be matched and having a body; and
(b) precharge circuitry coupled to the input conductors; and
body bias control circuitry to provide a body bias voltage signal to the body to place the first and second FET transistors in a forward body bias condition such that the first and second FET transistors are better matched and offset voltage of the differential amplifier is reduced as compared to the matching and offset voltage at zero body bias;
body bias control circuitry to provide a body bias voltage signal to the body to place the first and second FET transistors in a forward body bias condition. - View Dependent Claims (17)
-
-
18. A circuit comprising:
-
a differential voltage control oscillator including differential amplifier stages each including a differential amplifier including a differential pair of first and second FET transistors to at least partially control output voltage signals responsive to input voltage signals on input conductors, the first and second FET transistors being configured to be matched and the differential pairs having a body; and
body bias control circuitry to provide a body bias voltage signal to the body of at least some of the differential amplifier stages to place the first and second FET transistors of those stages in a forward body bias condition; and
voltage control circuitry to provide a voltage control circuitry to at least some of the differential amplifier stages. - View Dependent Claims (19, 20, 21)
-
-
22. A circuit comprising:
-
a differential delay locked loop including differential amplifier stages each including a differential amplifier including a differential pair of first and second FET transistors to at least partially control output voltage signals responsive to input voltage signals on input conductors, the first and second FET transistors being configured to be matched and the differential pairs having a body; and
body bias control circuitry to provide a body bias voltage signal to the body of at least some of the differential amplifier stages to place the first and second FET transistors of those stages in a forward body bias condition; and
voltage control circuitry to provide a voltage control circuitry to at least some of the differential amplifier stages. - View Dependent Claims (23, 24, 25, 26)
-
-
27. A circuit comprising:
-
a differential phase locked loop including differential amplifier stages each including a differential amplifier including a differential pair of first and second FET transistors to at least partially control output voltage signals responsive to input voltage signals on input conductors, the first and second FET transistors being configured to be matched and the differential pairs having a body; and
body bias control circuitry to provide a body bias voltage signal to the body of at least some of the differential amplifier stages to place the first and second FET transistors of those stages in a forward body bias condition; and
voltage control circuitry to provide a voltage control circuitry to at least some of the differential amplifier stages. - View Dependent Claims (28, 29, 30)
-
Specification