Deep sub-micron static timing analysis in the presence of crosstalk

  • US 6,405,348 B1
  • Filed: 01/11/2000
  • Issued: 06/11/2002
  • Est. Priority Date: 10/27/1999
  • Status: Expired due to Term
First Claim
Patent Images

1. In a computer system, a method of analysing crosstalk effects on interconnects of an integrated circuit design represented as a netlist, the method comprising the steps of:

  • a) accessing a netlist and identifying a cross-coupled circuit contained therein, wherein said cross-coupled circuit includes a primary net and an aggressor net;

    b) generating a primary waveform of said cross-coupled circuit;

    c) generating a bump-envelope waveform of said cross-coupled circuit;

    d) super-positioning said primary waveform over said bump-envelope waveform to generate a composite waveform;

    e) determining a threshold voltage crossing point of said composite waveform; and

    f) determining a worst case aggressor switching time based on said threshold voltage crossing point.

View all claims

    Thank you for your feedback