Method of operating a memory device having a variable data input length
DC CAFCFirst Claim
Patent Images
1. A method of controlling a memory device by a memory controller, wherein the memory device includes a plurality of memory cells, the method of controlling the memory device comprises:
- providing first block size information to the memory device, wherein the memory device is capable of processing the first block size information, wherein the first block size information is provided by the memory controller and is representative of a first amount of data to be input by the memory device; and
issuing a first operation code to the memory device, wherein in response to the first operation code, the memory device inputs the first amount of data.
0 Assignments
Litigations
0 Petitions
Reexaminations
Accused Products
Abstract
A method of controlling a memory device, wherein the memory device includes a plurality of memory cells. The method includes providing first block size information to the memory device, wherein the first block size information defines a first amount of data to be input by the memory device in response to a write request. The method further includes issuing a write request to the memory device, wherein in response to the write request the memory device inputs the first amount of data corresponding to the first block size information.
180 Citations
35 Claims
-
1. A method of controlling a memory device by a memory controller, wherein the memory device includes a plurality of memory cells, the method of controlling the memory device comprises:
-
providing first block size information to the memory device, wherein the memory device is capable of processing the first block size information, wherein the first block size information is provided by the memory controller and is representative of a first amount of data to be input by the memory device; and
issuing a first operation code to the memory device, wherein in response to the first operation code, the memory device inputs the first amount of data. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 20)
providing second block size information to the memory device, wherein the second block size information defines a second amount of data to be input by the memory device; and
issuing a second operation code to the memory device, wherein in response to the second operation code, the memory device inputs the second amount of data.
-
-
4. The method of claim 1 wherein the first block size information and the first operation code are included in a request packet.
-
5. The method of claim 4 wherein the first block size information and the first operation code are included in the same request packet.
-
6. The method of claim 1 further including providing the first amount of data to the memory device.
-
7. The method of claim 6 wherein the first amount of data is provided to the memory device after a delay time transpires.
-
8. The method of claim 7 wherein the delay time is representative of a number of clock cycles of an external clock signal.
-
9. The method of claim 1 in wherein the first block size information is a binary representation of the first amount of data.
-
10. The method of claim 1 wherein the first amount of data is output, by the memory controller, synchronously with respect to an external clock signal and during a plurality of clock cycles of the external clock signal.
-
11. The method of claim 1 wherein the first operation code is issued onto a bus.
-
12. The method of claim 11 wherein the bus includes a plurality of signal lines to multiplex control information, address information and data.
-
13. The method of claim 1 further including providing address information to the memory device.
-
20. The method of claim 11 wherein the first amount of data is output, by the memory controller, synchronously during a plurality of clock cycles of the external clock signal.
-
14. A method of operation in a synchronous memory device, wherein the memory device includes a plurality of memory cells, the method of operation of the memory device comprises:
-
receiving first block size information from a memory controller, wherein the memory device is capable of processing the first block size information, wherein the first block size information represents a first amount of data to be input by the memory device in response to an operation code;
receiving the operation code, from the memory controller, synchronously with respect to an external clock signal; and
inputting the first amount of data in response to the operation code. - View Dependent Claims (15, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 28)
-
-
29. A method of operation of an integrated circuit, wherein the integrated circuit includes a dynamic random access memory array having a plurality of memory cells, the method of operation comprises:
-
receiving block size information from a controller, memory device is capable of processing the first block size information wherein the block size information represents an amount of data to be input in response to an operation code;
receiving the operation code from the controller; and
inputting the amount of data in response to the operation code. - View Dependent Claims (30, 31, 32, 33, 34, 35)
-
Specification