Semiconductor device with DRAM inside

• US 6,747,320 B2
• Filed: 07/18/2003
• Issued: 06/08/2004
• Est. Priority Date: 08/07/2002
• Status: Expired due to Term

• Current Assignee: Godo Kaisha IP Bridge 1 (IP Bridge, Inc.)
• Original Assignee: Matsushita Electric Industrial Company Limited (Panasonic Holdings Corporation)
• Inventors: Nakabayashi, Takashi
• Primary Examiner(s): TSAI, H JEY
• Application Number:
  US10/623,342
• Publication Number:
  US 20040026759A1
• Time in Patent Office: 326 Days
• Field of Search: 257/365-377, 257/390-401, 365/205-208, 365/174
• US Class Current: 257/369
• CPC Class Codes: H01L 27/0207 Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
• CPC Class Codes: H01L 27/092 complementary MIS field-effect transistors
• CPC Class Codes: H10B 12/09 with simultaneous manufacture of the peripheral circuit region and memory cells
• CPC Class Codes: H10B 12/50 Peripheral circuit region structures

Abstract

A semiconductor device is provided in which the difference in characteristics between a pair of sense amplifier transistors of a DRAM is suppressed, whereby the sensitivity of a sense amplifier is enhanced. A pair of gate electrodes of a N-type sense amplifier transistor and a pair of gate electrodes of a P-type sense amplifier transistor constituting a CMOS sense amplifier of the DRAM respectively are placed in parallel to each other in one active region in the same direction as that of bit lines. A pair of adjacent N-type sense amplifier transistors and a pair of adjacent P-type sense amplifier transistors are isolated by STI.

Claims

1. A semiconductor device comprising a DRAM region and a high-speed CMOS logic region that are co-resident with each other,

wherein a pair of gate electrodes of a N-type sense amplifier transistor and a pair of gate electrodes of a P-type sense amplifier transistor constituting a CMOS sense amplifier of the DRAM are disposed respectively in one active region in parallel to each other in the same direction as that of bit lines, and a pair of adjacent N-type sense amplifier transistors and a pair of adjacent P-type sense amplifier transistors are isolated by shallow trench isolation (STI) regions.

2. The semiconductor device according to claim 1, wherein floating electrodes are disposed on the shallow trench isolation regions between the pair of adjacent N-type sense amplifier transistors and between the pair of adjacent P-type sense amplifier transistors so as to be parallel to the pair of gate electrodes of each of the sense amplifier transistors.

3. The semiconductor device according to claim 2, wherein the pair of gate electrodes and the floating electrodes are disposed at a substantially equal interval.

4. A semiconductor device comprising a DRAM region and a high-speed CMOS logic region that are co-resident with each other,

wherein a pair of gate electrodes of a N-type sense amplifier transistor and a pair of gate electrodes of a P-type sense amplifier transistor constituting a CMOS sense amplifier of the DRAM are disposed respectively in one active region in parallel to each other in the same direction as that of bit lines, active regions are connected to each other in a pair of adjacent N-type sense amplifier transistors and a pair of adjacent P-type sense amplifier transistors, and on the active regions, field shield electrodes are disposed between the pair of adjacent N-type sense amplifier transistors and between the pair of adjacent P-type sense amplifier transistors so as to be parallel to the pair of gate electrodes of each of the sense amplifier transistors.

5. The semiconductor device according to claim 4, wherein the pair of gate electrodes and the field shield electrodes are disposed at a substantially equal interval.

6. The semiconductor device according to claim 4, wherein a ground potential or a negative voltage used for a substrate potential of a DRAM cell is applied to the field shield electrodes on the N-type active regions.

7. A semiconductor device comprising a DRAM region and a high-speed CMOS logic region that are co-resident with each other,

wherein a pair of gate electrodes of a N-type sense amplifier transistor and a pair of gate electrodes of a P-type sense amplifier transistor constituting a CMOS sense amplifier of the DRAM are disposed respectively in one active region in parallel to each other in the same direction as that of bit lines, active regions are connected to each other in a pair of adjacent N-type sense amplifier transistors, on the active regions, a field shield electrode is disposed between the pair of adjacent N-type sense amplifier transistors so as to be parallel to the pair of gate electrodes of the N-type sense amplifier transistor, a pair of adjacent P-type sense amplifier transistors are isolated by shallow trench isolation (STI) regions, and a floating electrode is disposed on the shallow trench isolation region between the pair of P-type sense amplifier transistors so as to be parallel to the pair of gate electrodes of the P-type sense amplifier transistor.

8. The semiconductor device according to claim 7, wherein the pair of gate electrodes of the N-type sense amplifier transistor and the field shield electrodes, and the pair of gate electrodes of the P-type sense amplifier transistor and the floating electrodes are disposed at a substantially equal interval.

9. The semiconductor device according to claim 7, wherein a ground potential or a negative voltage used for a substrate potential of a DRAM cell is applied to the field shield electrodes on the N-type active regions.