Data storewidth accelerator
DCFirst Claim
1. A data storage controller for controlling storage and retrieval of data to and from a data storage device, the data storage controller comprising:
- a digital signal processor (DSP) or processor comprising a data compression engine (DCE) for compressing data stored to the data storage device and for decompressing data retrieved from the data storage device;
a programmable logic device, wherein the programmable logic device is programmed by the DSP or processor to (i) instantiate a first interface for operatively interfacing the data storage controller to the data storage device and to (ii) instantiate a second interface for operatively interfacing the data storage controller to a host system;
a non-volatile memory device, for storing logic code associated with the DSP or processor, the first interface and the second interface, wherein the data storage controller is embedded within a motherboard of the host system; and
a cache memory device for temporarily storing data that is processed by or transmitted through the data storage controller;
wherein the DSP or processor further comprises a bandwidth allocation controller for controlling access to the cache memory device by the DCE, the first interface and the second interface.
1 Assignment
Litigations
0 Petitions
Accused Products
Abstract
Data storage controllers employing lossless or lossy data compression and decompression to provide accelerated data storage and retrieval bandwidth. In one aspect, a data storage controller comprises a digital signal processor (DSP) comprising a data compression engine (DCE) for compressing data stored to the data storage device and for decompressing data retrieved from the data storage device; a programmable logic device, wherein the programmable logic device is programmed by the digital signal processor to instantiate a first interface for operatively interfacing the data storage controller to the data storage device and to instantiate a second interface for operatively interfacing the data storage controller to a host; and a non-volatile memory device, for storing logic code associated with the DSP, the first interface and the second interface. The data storage controller further comprises a cache memory device for temporarily storing data that is processed by or transmitted through the data storage controller. The data storage controller may comprise and expansion bus card that operatively attached to a host system bus. The data storage controller may be embedded within a motherboard of the host system.
165 Citations
19 Claims
-
1. A data storage controller for controlling storage and retrieval of data to and from a data storage device, the data storage controller comprising:
-
a digital signal processor (DSP) or processor comprising a data compression engine (DCE) for compressing data stored to the data storage device and for decompressing data retrieved from the data storage device;
a programmable logic device, wherein the programmable logic device is programmed by the DSP or processor to (i) instantiate a first interface for operatively interfacing the data storage controller to the data storage device and to (ii) instantiate a second interface for operatively interfacing the data storage controller to a host system;
a non-volatile memory device, for storing logic code associated with the DSP or processor, the first interface and the second interface, wherein the data storage controller is embedded within a motherboard of the host system; and
a cache memory device for temporarily storing data that is processed by or transmitted through the data storage controller;
wherein the DSP or processor further comprises a bandwidth allocation controller for controlling access to the cache memory device by the DCE, the first interface and the second interface. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16)
-
-
17. A data storage controller for controlling storage and retrieval of data to and from a data storage device, the data storage controller comprising;
-
a digital signal processor (DSP) or processor comprising a data compression engine (DCE) for compressing data stored to the data storage device and for decompressing data retrieved from the data storage device;
a programmable logic device, wherein the programmable logic device is programmed by the DSP or processor to (i) instantiate a first interface for operatively interfacing the data storage controller to the data storage device and to (ii) instantiate a second interface for operatively interfacing the data storage controller to a host system;
a non-volatile memory device, for storing logic code associated with the DSP or processor, the first interface and the second interface; and
a boot configuration circuit that generates a control signal that causes the DSP or processor to program the programmable logic device in advance of initialization of the host system.
-
-
18. A data storage controller for controlling storage and retrieval of data to and from a data storage device, the data storage controller comprising;
-
a digital signal processor (DSP) or processor comprising a data compression engine (DCE) for compressing data stored to the data storage device and for decompressing data retrieved from the data storage device;
a programmable logic device, wherein the programmable logic device is programmed by the DSP or processor to (i) instantiate a first interface for operatively interfacing the data storage controller to the data storage device and to (ii) instantiate a second interface for operatively interfacing the data storage controller to a host system;
and a non-volatile memory device, for storing logic code associated with the DSP or processor, the first interface and the second interface;
a cache memory device for temporarily storing data that is processed by or transmitted through the data storage controller;
wherein the DSP or processor comprises a bandwidth allocation controller for controlling access to the cache memory device by the DCE, the first interface and the second interface, based on one of an anticipated and actual compression rate of the DCE.
-
-
19. A data storage controller for controlling storage and retrieval of data to and from a data storage device, the data storage controller comprising;
-
a digital signal processor (DSP) or processor comprising a data compression engine (DCE) for compressing data stored to the data storage device and for decompressing data retrieved from the data storage device;
a programmable logic device, wherein the programmable logic device is programmed by the DSP or processor to (i) instantiate a first interface for operatively interfacing the data storage controller to the data storage device and to (ii) instantiate a second interface for operatively interfacing the data storage controller to a host system;
a non-volatile memory device, for storing logic code associated with the DSP or processor, the first interface and the second interface;
a cache memory; and
a boot device controller that preloads boot data into the cache memory of the data storage controller prior to commencement of a boot process of the host system, wherein the data storage controller services requests by the host system for the boot data from the cache memory during the boot process of the host system.
-
Specification