Background-calibrating pipelined analog-to-digital converter

  • US 6,822,601 B1
  • Filed: 07/23/2003
  • Issued: 11/23/2004
  • Est. Priority Date: 07/23/2003
  • Status: Expired due to Fees
First Claim
Patent Images

1. A multiplying digital-to-analog converter (MDAC) stage for a pipelined analog-to-digital converter, the MDAC stage comprising:

  • an input node for receiving an analog signal;

    a sub-analog-to-digital converter for converting the analog signal to a digital code;

    an amplifier;

    a first capacitance selectively connected between the input node and the amplifier input and between the amplifier input and the amplifier output; and

    a plurality of second capacitances in parallel selectively connected between the input node and the amplifier input and between a corresponding plurality of digital reference signals and the amplifier input, the plurality of digital reference signals comprising digital signals corresponding to the digital code and a first calibration signal;

    wherein during a sample phase the first capacitance is connected, between the input node and the amplifier input and the plurality of second capacitances are connected in parallel between the input node and the amplifier input, and during a hold phase the first capacitance is connected between the amplifier input and the amplifier output and the plurality of second capacitances am connected in parallel between the plurality of digital reference signals and the amplifier input.

View all claims
    ×
    ×

    Thank you for your feedback

    ×
    ×