Word line arrangement having segmented word lines
First Claim
1. An integrated circuit comprising a programmable memory cell array, said memory array comprising a plurality of segmented word lines and a plurality of bit lines, said word lines having an end-to-end resistance which is at least 10×
- lower than that of the bit lines.
5 Assignments
0 Petitions
Accused Products
Abstract
A three-dimensional (3D) passive element memory cell array provides short word lines while still maintaining a small support circuit area for efficiency. Short, low resistance word line segments on two or more word line layers are connected together in parallel to form a given word line without use of segment switch devices between the word line segments. A shared vertical connection preferably connects the word line segments together and connects to a word line driver circuit disposed generally below the array near the word line. Each word line driver circuit preferably couples its word line either to an associated one of a plurality of selected bias lines or to an unselected bias line associated with the driver circuit, which selected bias lines are themselves decoded to provide for an efficient multi-headed word line decoder.
102 Citations
21 Claims
-
1. An integrated circuit comprising a programmable memory cell array, said memory array comprising a plurality of segmented word lines and a plurality of bit lines, said word lines having an end-to-end resistance which is at least 10×
- lower than that of the bit lines.
- View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
14. An integrated circuit comprising a three-dimensional memory cell array, said array comprising a plurality of segmented word lines, each word line comprising at least one word line segment on each of at least two word line layers that are connected together, and further comprising a plurality of bit lines each at least 10×
- greater in length than individual word line segments, each memory cell being read by driving an associated word line and sensing an associated bit line.
- View Dependent Claims (15, 16, 17, 18, 19, 20, 21)
Specification