Tracking circuit enabling quick/accurate retrieval of data stored in a memory array
First Claim
1. A memory system comprising:
- an actual memory array comprising a plurality of cells, each of said plurality of cells storing a corresponding one of a plurality of data values;
a decoder to retrieve a signal from said actual memory array according to an address;
an actual sense amplifier to sense said signal as a bit;
a latch latching said bit at a time point specified by a latch enable signal;
a dummy memory array offering a load when accessed; and
a dummy sense amplifier said dummy sense amplifier sensing another signal which is received when said dummy memory array is accessed, said dummy sense amplifier generating said latch enable signal according to a time of completion of sensing said another signal,wherein a positive correlation exists between an amount of said load and a delay in generating said another signal, wherein said dummy memory array is designed to offer said load such that said latch enable signal is generated in an appropriate time window to cause said bit to be latched,wherein each of said dummy sense amplifier and said actual sense amplifier comprises;
a first transistor having a drain terminal connected to a supply voltage and a gate terminal connected to a sense enable signal;
a second transistor and a third transistor, wherein said third transistor is implemented as a mirror of said second transistor, a gate terminal of said second transistor being connected to a gate terminal of said third transistor at a first node, a drain terminal of both of said second transistor and said third transistor being connected to a source terminal of said first transistor, a source terminal of said second transistor also being connected to said first node;
a resistive load connected to a source terminal of said third transistor at a second node;
an inverter having an input path connected to said second node; and
a fourth transistor having a drain terminal connected to said first node and a gate terminal connected to said sense enable signal.
1 Assignment
0 Petitions
Accused Products
Abstract
An actual sense amplifier senses a signal received on a bit line to generate a bit, and a latch latches the bit at a time point specified by a latch enable signal. A tracking circuit generates the latch enable signal in an appropriate time window. The tracking circuit may contain a dummy sense amplifier implemented similar to the actual sense amplifier and a dummy column from which the actual sense amplifier senses a signal received upon accessing the dummy memory array. The latch enable signal may be generated after the dummy sense amplifier generates a bit representing the sensed signal. The time taken by the dummy sense amplifier to generate the bit depends on the load offered by the dummy memory array. Accordingly, the dummy memory array is designed to offer sufficient load to ensure that the latch enable signal is generated in an appropriate time window.
22 Citations
19 Claims
-
1. A memory system comprising:
-
an actual memory array comprising a plurality of cells, each of said plurality of cells storing a corresponding one of a plurality of data values; a decoder to retrieve a signal from said actual memory array according to an address; an actual sense amplifier to sense said signal as a bit; a latch latching said bit at a time point specified by a latch enable signal; a dummy memory array offering a load when accessed; and a dummy sense amplifier said dummy sense amplifier sensing another signal which is received when said dummy memory array is accessed, said dummy sense amplifier generating said latch enable signal according to a time of completion of sensing said another signal, wherein a positive correlation exists between an amount of said load and a delay in generating said another signal, wherein said dummy memory array is designed to offer said load such that said latch enable signal is generated in an appropriate time window to cause said bit to be latched, wherein each of said dummy sense amplifier and said actual sense amplifier comprises; a first transistor having a drain terminal connected to a supply voltage and a gate terminal connected to a sense enable signal; a second transistor and a third transistor, wherein said third transistor is implemented as a mirror of said second transistor, a gate terminal of said second transistor being connected to a gate terminal of said third transistor at a first node, a drain terminal of both of said second transistor and said third transistor being connected to a source terminal of said first transistor, a source terminal of said second transistor also being connected to said first node; a resistive load connected to a source terminal of said third transistor at a second node; an inverter having an input path connected to said second node; and a fourth transistor having a drain terminal connected to said first node and a gate terminal connected to said sense enable signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A tracking circuit to indicate an appropriate time point at which to sense a signal received from an actual memory array comprising a plurality of cells, each of said plurality of cells storing a corresponding one of a plurality of data values, said tracking circuit comprising:
-
an actual sense amplifier to sense said signal as a bit; a dummy memory array offering a load when accessed; and a dummy sense amplifier said dummy sense amplifier sensing an another signal which is received when said dummy memory array is accessed, said dummy sense amplifier generating said latch enable signal according to a time of completion of sensing said another signal, wherein a positive correlation exists between an amount of said load and a delay in generating said another signal, wherein said dummy memory array is designed to offer said load such that said latch enable signal is generated in an appropriate time window to cause said bit to be latched, wherein each of said dummy sense amplifier and said actual sense amplifier comprises; a first transistor having a drain terminal connected to a supply voltage and a gate terminal connected to a sense enable signal; a second transistor and a third transistor, wherein said third transistor is implemented as a mirror of said second transistor, a gate terminal of said second transistor being connected to a gate terminal of said third transistor at a first node, a drain terminal of both of said second transistor and said third transistor being connected to a source terminal of said first transistor, a source terminal of said second transistor also being connected to said first node; a resistive load connected to a source terminal of said third transistor at a second node; an inverter having an input path connected to said second node; and a fourth transistor having a drain terminal connected to said first node and a gate terminal connected to said sense enable signal. - View Dependent Claims (14, 15, 16, 17, 18, 19)
-
Specification