Hardware debugging in a hardware description language

CAFC
  • US 7,069,526 B2
  • Filed: 12/29/2004
  • Issued: 06/27/2006
  • Est. Priority Date: 11/30/1999
  • Status: Expired due to Term
First Claim
Patent Images

1. A machine-readable medium containing instructions that when executed on a data processing system causes the system to perform a method for debugging a fabricated integrated circuit containing an electronic circuit design, the method comprising:

  • receiving a high level HDL description of the electronic circuit design;

    determining aspects of the electronic circuit design to be examined or modified during debugging;

    determining additional circuitry to be incorporated into the electronic circuit design to facilitate debugging;

    producing a modified high level HDL description of the electronic circuit design by incorporating an HDL description of the additional circuitry into the high level HDL description of the electronic circuit design;

    storing information about the additional circuitry including relationships between signals of the electronic circuit design and portions of the modified high level HDL description; and

    debugging the fabricated integrated circuit fabricated in accordance with the modified high level HDL description by interacting with the electronic circuit design using the additional circuitry and by operating to present debug information with respect to the modified high level HDL description or the high level HDL description.

View all claims
    ×
    ×

    Thank you for your feedback

    ×
    ×