Gate material for semiconductor device fabrication
DCFirst Claim
Patent Images
1. A method for forming a structure, the method comprising:
- forming a gate of a transistor over a substrate, the gate defining a channel therebelow;
introducing a plurality of dopants into the substrate proximate the channel to define a source and drain; and
heating the substrate to a temperature for a time to activate the plurality of dopants,wherein the gate includes a depletion region having a thickness less than approximately 20 Angstroms, and at least one of the temperature and the time is sufficiently low so that diffusion of the plurality of dopants beyond the source and the drain is sufficiently low such that an off current of the transistor is low.
2 Assignments
Litigations
0 Petitions
Reexamination
Accused Products
Abstract
In forming an electronic device, a semiconductor layer is pre-doped and a dopant distribution anneal is performed prior to gate definition. Alternatively, the gate is formed from a metal. Subsequently formed shallow sources and drains, therefore, are not affected by the gate annealing step.
16 Citations
31 Claims
-
1. A method for forming a structure, the method comprising:
-
forming a gate of a transistor over a substrate, the gate defining a channel therebelow; introducing a plurality of dopants into the substrate proximate the channel to define a source and drain; and heating the substrate to a temperature for a time to activate the plurality of dopants, wherein the gate includes a depletion region having a thickness less than approximately 20 Angstroms, and at least one of the temperature and the time is sufficiently low so that diffusion of the plurality of dopants beyond the source and the drain is sufficiently low such that an off current of the transistor is low. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A structure comprising:
-
a substrate; an n-type metal-oxide semiconductor field-effect transistor disposed over the substrate including; a first source and a first drain, defining a first channel therebetween and each of the first source and first drain comprising n-type dopants, a first gate disposed above the first channel, the first gate having a first workfunction and comprising a first metal, and a first gate dielectric layer disposed between the first gate and the first channel; and a p-type metal-oxide semiconductor field-effect transistor disposed over the substrate including; a second source and a second drain, defining a second channel therebetween and each of the second source and second drain comprising p-type dopants; a second gate disposed above the second channel, the second gate having a second workfunction and comprising a second metal; and a second gate dielectric layer disposed between the second gate and the second channel, wherein the first workfunction is substantially different from the second workfunction, and at least one of the first channel and the second channel comprises a strained semiconductor. - View Dependent Claims (22, 23, 24, 25, 26, 27, 28, 29, 30, 31)
-
Specification