Semiconductor memory device with on die termination circuit
First Claim
Patent Images
1. A semiconductor memory device having a data input/output pad connected to a data input node, comprising:
- an on die termination resistor, one end of which is connected to the data input node;
a switch, one end of which is connected to the other end of the on die termination resistor;
an on die termination pad coupled to the other end of the switch for receiving a first on die termination voltage from an external circuit; and
an on die termination voltage generator coupled to the other end of the switch for generating a second on die termination voltage,wherein the switch supplies one of the first on die termination voltage and the second on die termination voltage as the on die termination voltage to the data input node.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor memory device having a data input/output pad connected to a data input node includes: an on die termination resistor one end of which is connected to the data input node; and a switch one end of which is connected to the other end of the on die termination resistor for connecting/disconnecting the on die termination resistor with an on die termination voltage.
54 Citations
8 Claims
-
1. A semiconductor memory device having a data input/output pad connected to a data input node, comprising:
-
an on die termination resistor, one end of which is connected to the data input node; a switch, one end of which is connected to the other end of the on die termination resistor; an on die termination pad coupled to the other end of the switch for receiving a first on die termination voltage from an external circuit; and an on die termination voltage generator coupled to the other end of the switch for generating a second on die termination voltage, wherein the switch supplies one of the first on die termination voltage and the second on die termination voltage as the on die termination voltage to the data input node. - View Dependent Claims (2, 3, 4)
-
-
5. A semiconductor memory device for controlling on die termination operation, comprising:
-
a first data input/output pad connected to a first data input node; a second data input/output pad connected to a second data input node; a first on die termination resistors one end of which is connected to the first data input node; a second on die termination resistors one end of which is connected to the second data input node; a first switch, one end of which is connected to the other end of the first on die termination resistor; a second switch, one end of which is connected to the other end of the second on die termination resistor; an on die termination pad coupled to the other ends of the first and the second switches for receiving a first on die termination voltage from an external circuit; and an on die termination voltage generator coupled to the other ends of the first switch and the second switches for generating a second on die termination voltage, wherein the first and the second switches supply one of the first on die termination voltage and the second on die termination voltage as an on die termination voltage to the first and the second data input nodes. - View Dependent Claims (6, 7, 8)
-
Specification