Transposition circuit
First Claim
Patent Images
1. A transposition circuit for generating data packets arranged as a transposed matrix and obtained from data packets in the form of an N×
- N matrix (where N is an integer of 2 or greater) by interchanging rows and columns of an original matrix, wherein N input terminals and N output terminals are provided;
wherein N packets of data are output in parallel for each matrix column from said output terminals when N packets of data are input in parallel for each matrix row to said input terminals;
wherein the transposition circuit is provided with N memory units having storage areas to accommodate N data packets, N input selectors having output ports individually connected to input ports of the memory units, N output selectors having output ports individually connected to said output terminals, and a control unit;
wherein said input and output selectors having N ports, and any of the ports of said input and output selectors are used as an input port in accordance with a common selection signal from said control unit to said input and output selectors;
wherein the ports of said input selectors are connected to corresponding ones of the input terminals;
wherein the ports of said output selectors are connected to output ports of corresponding ones of the memory units; and
wherein said control unit generates the common selection signal, and produces address signals to specify a common storage area for each of the memory units, to both read data from and write data to the common storage areas during a same period.
2 Assignments
0 Petitions
Accused Products
Abstract
The transposition circuit includes N input terminals (where N is an integer of 2 or greater) and N output terminals. This transposition circuit is configured such that when N packets of data for each matrix row are inputted in parallel to the corresponding input terminals, N packets of data are output in parallel for each matrix column from the corresponding output terminals. This transposition circuit generates data packets arranged as a transposed matrix and obtained from data packets in the form of an N×N matrix by interchanging the rows and columns of the original matrix.
-
Citations
10 Claims
-
1. A transposition circuit for generating data packets arranged as a transposed matrix and obtained from data packets in the form of an N×
- N matrix (where N is an integer of 2 or greater) by interchanging rows and columns of an original matrix, wherein N input terminals and N output terminals are provided;
wherein N packets of data are output in parallel for each matrix column from said output terminals when N packets of data are input in parallel for each matrix row to said input terminals; wherein the transposition circuit is provided with N memory units having storage areas to accommodate N data packets, N input selectors having output ports individually connected to input ports of the memory units, N output selectors having output ports individually connected to said output terminals, and a control unit; wherein said input and output selectors having N ports, and any of the ports of said input and output selectors are used as an input port in accordance with a common selection signal from said control unit to said input and output selectors; wherein the ports of said input selectors are connected to corresponding ones of the input terminals; wherein the ports of said output selectors are connected to output ports of corresponding ones of the memory units; and wherein said control unit generates the common selection signal, and produces address signals to specify a common storage area for each of the memory units, to both read data from and write data to the common storage areas during a same period. - View Dependent Claims (2, 3, 4, 5, 6, 7)
- N matrix (where N is an integer of 2 or greater) by interchanging rows and columns of an original matrix, wherein N input terminals and N output terminals are provided;
-
8. A transposition circuit comprising:
-
N input terminals, wherein N is an integer greater than 2; N output terminals; N input selectors each having N input ports coupled to the N input terminals and each having an output port, the N input selectors providing data from one of the input ports as an output responsive to a common selection signal; N memory units having storage areas for N packets of data and each having an input port coupled to respectively different ones of the output ports of the N input selectors; N output selectors each having N input ports coupled to the output ports of the N memory units and each having an output port coupled to respectively different ones of the N output terminals, the N output selectors respectively providing data from one of the input ports thereof as an output responsive to the common selection signal; and a controller that provides the common selection signal, and that provides address signals to the N memory units to designate common storage areas, wherein data is both written into and read out from the common storage areas during a same period. - View Dependent Claims (9, 10)
-
Specification