Memory system having delayed write timing
DC CAFCFirst Claim
1. A system comprising:
- a first set of interconnect resources to convey;
a sense command; and
after the sense command, a write command that specifies a write operation;
a second set of interconnect resources to convey;
a row address that identifies row of a memory array to sense in response to the sense command; and
after the row address, a column address that identifies a column location of the row;
a third set of interconnect resources to convey data; and
a memory device comprising;
a memory core including a plurality of memory cells;
a first set of pins coupled to the first set of interconnect resources, the first set of pins to receive the sense command and the write command, wherein, after a first delay time transpires from when the write command is received at the first set of pins, the memory device applies a control signal to convey a plurality of data bits to the column location, in response to the write command;
a second set of pins coupled to the second set of interconnect resources, the second set of pins to receive the row address and the column address; and
a third set of pins coupled to the third set of interconnect resources, the third set of pins to receive the plurality of data bits after a second delay time has transpired from when the write command is received at the second set of pins.
0 Assignments
Litigations
0 Petitions
Reexaminations
Accused Products
Abstract
A memory system has first, second and third interconnects and an integrated circuit memory device coupled to the interconnects. The second interconnect conveys a write command and a read command. The third interconnect conveys write data and read data. The integrated circuit memory device includes a pin coupled to the first interconnect to receive a clock signal. The memory device also includes a first plurality of pins coupled to the second interconnect to receive the write command and read command, and a second plurality of pins coupled to the third interconnect to receive write data and to assert read data. Control information is applied to initiate the write operation after a first predetermined delay time transpires from when the write command is received. During a clock cycle of the clock signal, two bits of read data are conveyed by each pin of the second plurality of pins.
149 Citations
28 Claims
-
1. A system comprising:
-
a first set of interconnect resources to convey; a sense command; and after the sense command, a write command that specifies a write operation; a second set of interconnect resources to convey; a row address that identifies row of a memory array to sense in response to the sense command; and after the row address, a column address that identifies a column location of the row; a third set of interconnect resources to convey data; and a memory device comprising; a memory core including a plurality of memory cells; a first set of pins coupled to the first set of interconnect resources, the first set of pins to receive the sense command and the write command, wherein, after a first delay time transpires from when the write command is received at the first set of pins, the memory device applies a control signal to convey a plurality of data bits to the column location, in response to the write command; a second set of pins coupled to the second set of interconnect resources, the second set of pins to receive the row address and the column address; and a third set of pins coupled to the third set of interconnect resources, the third set of pins to receive the plurality of data bits after a second delay time has transpired from when the write command is received at the second set of pins. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A system comprising:
-
a first interconnect to convey a clock signal; a second interconnect to convey; a write command that specifies storage of write data in a memory core during a write operation; and a read command that specifies output of read data accessed from the memory core; a third interconnect to convey the write data and the read data; and an integrated circuit memory device comprising; a pin coupled to the first interconnect, the pin to receive the clock signal from the first interconnect; a first plurality of pins coupled to the second interconnect, the first plurality of pins to receive the write command from the second interconnect, wherein, in response to the write command a write operation is initiated in the integrated circuit memory device after a first predetermined delay time transpires from when the write command is received at the first plurality of pins; and a second plurality of pins coupled to the third interconnect, the second plurality of pins to receive the write data after a second predetermined delay time has transpired from when the write command is received at the first plurality of pins, and wherein, in response to the read command, each pin of the second plurality of pins conveys to the third interconnect, a first bit of the read data at a rising edge of the clock signal, and a second bit of the read data at a falling edge of the clock signal. - View Dependent Claims (7, 8, 9)
-
-
10. A system comprising:
-
a first interconnect to convey a clock signal; a second interconnect to convey; a write command that specifies storage of write data in a memory core during a write operation; and a read command that specifies output of read data accessed from the memory core; a third interconnect to convey the write data and the read data; and an integrated circuit memory device comprising; a pin coupled to the first interconnect, the pin to receive the clock signal from the first interconnect; a first set of pins coupled to the second interconnect, the first set of pins to receive the write command and the read command from the second interconnect, wherein, in response to the write command, the integrated circuit memory device applies control information to initiate the write operation, wherein the control information is applied after a first predetermined delay time transpires from when the write command is received at the first set of pins; and a second set of pins coupled to the third interconnect, the second set of pins to receive the write data after a predetermined write delay time has transpired from when the write command is received at the first set of pins, the second set of pins to provide the read data to the third interconnect after a predetermined read delay time transpires from when the read command is received at the first set of pins, wherein the predetermined write delay time is based on the predetermined read delay time. - View Dependent Claims (11, 12, 13, 14, 15)
-
-
16. A system comprising:
-
a first interconnect to convey a clock signal; a second interconnect to convey; a write command that specifies storage of write data in a memory core during a write operation; and a read command that specifies output of read data accessed from the memory core; a third interconnect to convey the write data and the read data; an integrated circuit memory device comprising; a pin coupled to the first interconnect, the pin to receive the clock signal from the first interconnect; a first set of pins coupled to the second interconnect, the first set of pins to receive the write command from the second interconnect, wherein, in response to the write command, the write operation is initiated in the integrated circuit memory device after a predetermined delay time transpires; and a second set of pins coupled to the third interconnect, the second set of pins to receive the write data, each pin of the second set of pins that receives write data to receive a first bit of the write data on a rising edge of the clock signal and a second bit of the write data on a falling edge of the clock signal, the second set of pins to provide the read data to the third interconnect, each pin of the second set of pins to provide a first bit of the read data on a rising edge of the clock signal and a second bit of the read data on a falling edge of the clock signal. - View Dependent Claims (17)
-
-
18. A system comprising:
-
a first set of interconnect resources to convey; a sense command; after conveying the sense command, a write command that specifies a write operation; and after conveying the write command, a read command that specifies a read operation; a second set of interconnect resources to convey a row address that identifies a row of a memory array to sense in response to the sense command; a third set of interconnect resources to convey data bits; and a memory device comprising; a memory core including a plurality of memory cells; a first set of pins coupled to the first set of interconnect resources, the first set of pins to receive the sense command, the write command, and the read command, wherein, in response to the write command and after a first delay time transpires from when the write command is received, the memory device asserts a control signal to convey a plurality of data bits to the row identified by the row address; a second set of pins coupled to the second set of interconnect resources, the second set of pins to receive the row address; and a third set of pins coupled to the third set of interconnect resources, the third set of pins to receive the plurality of data bits after a second delay time has transpired from when the write command is received at the first set of pins, the third set of pins to output read data in response to the read command, wherein the read data is output after a third delay time has transpired from when the read command is received at the first set of pins, wherein the second delay time is based on the third delay time. - View Dependent Claims (19, 20)
-
-
21. A method of operation in a system that includes a memory device having a memory core, the method comprising:
-
conveying, to the memory device and over a first interconnect, a sense command that specifies that the memory device activate a row of memory cells in the memory core; conveying, to the memory device and over a second interconnect, a row address that identifies the row; conveying, to the memory device and over the first interconnect, a write command that specifies that the memory device receive write data, wherein, in response to the write command and after a first delay time transpires from when the write command is received by the memory device, the memory device asserts a control signal to store the write data in the row; conveying, to the memory device and over the first interconnect, a read command that specifies that the memory device output read data, wherein in response to the read command and after a second delay time transpires from when the read command is received by the memory device, the memory device outputs the read data; and conveying write data to the memory device, wherein the write data is conveyed after a third delay time has transpired from when the write command was conveyed to the memory device, wherein the third delay time is based on the second delay time. - View Dependent Claims (22, 23, 24)
-
-
25. A method of operation in a system that includes a memory device having a memory core that includes a plurality of memory cells, the method comprising:
-
conveying, to the memory device, a sense command that specifies that the memory device activate a row of memory cells of the plurality of memory cells; conveying, to the memory device, a row address that identifies the row; conveying, to the memory device, a bank address that identifies a bank of the memory core that contains the row; conveying, to the memory device, a write command that specifies that the memory device receive write data, wherein, in response to the write command, the memory device initiates a write operation after a first delay time transpires from receiving the write command; conveying, to the memory device, a column address that identifies a column location of an activated row of the memory core in which to store the write data; conveying, to the memory device, a bank address that identifies a bank of the memory core that contains the column location; and conveying the write data to the memory device after a second delay time has transpired from when the write command was conveyed to the memory device. - View Dependent Claims (26, 27, 28)
-
Specification