Artificial neuron with phase-encoded logic
First Claim
Patent Images
1. An artificial neuron comprising:
- an aggregator that combines a plurality of input signals, the value state of each of the input signals being encoded in a phase thereof; and
an actuator in communication with the aggregator, the actuator configured to provide an output signal, the value state of the output signal encoded in a phase thereof, the value state of the output signal being selected on the basis of the value states of the input signals.
1 Assignment
0 Petitions
Accused Products
Abstract
An artificial neuron includes an aggregator that combines a plurality of input signals. The value state of each of the input signals is encoded in a phase thereof. The artificial neuron also includes an actuator in communication with the aggregator. The actuator is configured to provide an output signal having a value state encoded in a phase thereof. The value state of the output signal may be selected on the basis of the value states of the input signals. The value state of each of the input signals and/or the output signal may be a logical state.
26 Citations
41 Claims
-
1. An artificial neuron comprising:
-
an aggregator that combines a plurality of input signals, the value state of each of the input signals being encoded in a phase thereof; and an actuator in communication with the aggregator, the actuator configured to provide an output signal, the value state of the output signal encoded in a phase thereof, the value state of the output signal being selected on the basis of the value states of the input signals. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. An artificial neuron comprising:
-
an aggregator that combines a plurality of continuous input signals, the value state of each of the input signals being encoded in at least one of;
a phase of the corresponding input signal, an amplitude of the corresponding input signal, and a frequency of the corresponding input signal; andan actuator in communication with the aggregator, the actuator configured to provide a continuous output signal, the value state of the output signal encoded in at least one of;
a phase of the output signal, an amplitude of the output signal, and a frequency of the output signal, the value state of the output signal being selected on the basis of the value states of the input signals. - View Dependent Claims (16, 17, 18, 19, 20)
-
-
21. A method for processing data using an artificial neuron, the method comprising:
-
receiving, at the artificial neuron, a plurality of input signals, the value state of each of the input signals encoded in a phase thereof, combining the plurality of input signals, and providing a neuron output signal, the value state of the neuron output signal encoded in a phase thereof, the value state of the neuron output signal selected on the basis of the value states of the input signals. - View Dependent Claims (22, 23, 24, 25, 26, 27)
-
-
28. A system comprising a plurality of interconnected artificial neurons, each of the artificial neurons including:
-
an aggregator that combines a plurality of continuous input signals, the value state of each of the input signals being encoded in a phase thereof; and an actuator in communication with the aggregator, the actuator configured to provide a continuous output signal, the value state of the output signal being encoded in a phase thereof, and being selected on the basis of the value states of the input signals. - View Dependent Claims (29, 30, 31, 32, 33, 34)
-
-
35. A method of manufacturing artificial neurons, the method comprises forming, for each artificial neuron:
-
a) an aggregator that combines a plurality of continuous input signals, the value state of each of the input signals being encoded in a phase thereof; and b) an actuator in communication with the aggregator, the actuator configured to provide a continuous output signal, the value state of the output signal encoded in a phase thereof, the value state of the output signal being selected on the basis of the value states of the input signals. - View Dependent Claims (36, 37, 38, 39, 40, 41)
-
Specification