Authentication system and method
First Claim
Patent Images
1. An electrical apparatus comprising:
- an authenticating component, wherein the authentication component is an embedded controller that controls output of a password from an authentication object, and wherein the authentication object is composed of;
a Lock Logic that includes an OR gate, an AND gate, a flip-flop circuit (F/F), and a selector, wherein an output of the OR gate is coupled to a first input of the AND gate, an output of the AND gate is coupled to an input of the F/F, and an output of the F/F is coupled to a select input of the selector and to the input of the AND circuit via a first input of the OR circuit;
a System Reset Detection Logic that detects a start of an Operating System (OS) in the electrical apparatus, wherein a reset detection output of the System Reset Detection Logic is coupled to a second input of the AND gate;
a Command Decode Logic coupled to a Control Sequence Generator, wherein the Command Decode Logic decodes encoded external commands, wherein decoded external commands are sent to the control sequence generator, and wherein the encoded external commands include a “
Read PWD”
command that serves to Read the a password (PWD) and a “
Lock”
command that locks a Data Output Logic that has an input that is coupled to an output of the selector, wherein the reset signal to the System Reset Detection Logic and the “
Read PWD”
cause a password to be output from the selector to the data output logic, and wherein the “
Lock”
command causes the data output logic to be locked after the data output logic outputs the password once, and wherein the “
Lock”
command causes the control sequence generator to activate a “
Check Done”
signal that causes the flip-flop circuit to be set such that selector outputs an error indication, and wherein on cessation of the system reset signal, the output of the System Reset Detection Logic immediately changes state such that the “
Check done”
signal causes both inputs to the AND circuit to cause error indication to be output from the selector to the data output logic, wherein the output of the PWD from the Data Output Logic is limited to a time period that starts with a generation of the system reset signal and ends with either a first PWD transmission or a reception of the “
Lock”
signal;
an authentication object component cooperating with a predetermined cooperative component after being authenticated by the authenticating component; and
a supervisory control component implementing a supervisory control sequence for supervising and controlling a plurality of components including the authenticating component and the authentication object component, wherein the supervisory control sequence is activated in response to a signal for powering up the electrical apparatus, and the authenticating component authenticates the authentication object component before the supervisory control sequence is activated.
3 Assignments
0 Petitions
Accused Products
Abstract
Preventing malicious code from reading an authenticator and being falsely authenticated using the read authenticator. Authenticator accepting period detection means detects an authenticator accepting period during which inoperativeness of all unauthenticated programs is guaranteed. Program executing means transmits its authenticator only during the authenticator accepting period. After authentication means is authenticated as genuine, the authentication means computes a one-way function value of the authenticator received from the program executing means and compares the one-way function value X with a stored value Y for the program executing means. If X=Y, then the authentication means authenticates the program executing means.
34 Citations
7 Claims
-
1. An electrical apparatus comprising:
-
an authenticating component, wherein the authentication component is an embedded controller that controls output of a password from an authentication object, and wherein the authentication object is composed of; a Lock Logic that includes an OR gate, an AND gate, a flip-flop circuit (F/F), and a selector, wherein an output of the OR gate is coupled to a first input of the AND gate, an output of the AND gate is coupled to an input of the F/F, and an output of the F/F is coupled to a select input of the selector and to the input of the AND circuit via a first input of the OR circuit; a System Reset Detection Logic that detects a start of an Operating System (OS) in the electrical apparatus, wherein a reset detection output of the System Reset Detection Logic is coupled to a second input of the AND gate; a Command Decode Logic coupled to a Control Sequence Generator, wherein the Command Decode Logic decodes encoded external commands, wherein decoded external commands are sent to the control sequence generator, and wherein the encoded external commands include a “
Read PWD”
command that serves to Read the a password (PWD) and a “
Lock”
command that locks a Data Output Logic that has an input that is coupled to an output of the selector, wherein the reset signal to the System Reset Detection Logic and the “
Read PWD”
cause a password to be output from the selector to the data output logic, and wherein the “
Lock”
command causes the data output logic to be locked after the data output logic outputs the password once, and wherein the “
Lock”
command causes the control sequence generator to activate a “
Check Done”
signal that causes the flip-flop circuit to be set such that selector outputs an error indication, and wherein on cessation of the system reset signal, the output of the System Reset Detection Logic immediately changes state such that the “
Check done”
signal causes both inputs to the AND circuit to cause error indication to be output from the selector to the data output logic, wherein the output of the PWD from the Data Output Logic is limited to a time period that starts with a generation of the system reset signal and ends with either a first PWD transmission or a reception of the “
Lock”
signal;an authentication object component cooperating with a predetermined cooperative component after being authenticated by the authenticating component; and a supervisory control component implementing a supervisory control sequence for supervising and controlling a plurality of components including the authenticating component and the authentication object component, wherein the supervisory control sequence is activated in response to a signal for powering up the electrical apparatus, and the authenticating component authenticates the authentication object component before the supervisory control sequence is activated. - View Dependent Claims (2, 3, 4)
-
-
5. A firmware device that implements firmware comprising:
-
an authenticating component, wherein the authentication component is an embedded controller that controls output of a password from an authentication object, and wherein the authentication object is composed of; a Lock Logic that includes an OR gate, an AND gate, a flip-flop circuit (F/F), and a selector, wherein an output of the OR gate is coupled to a first input of the AND gate, an output of the AND gate is coupled to an input of the F/F, and an output of the F/F is coupled to a select input of the selector and to the input of the AND circuit via a first input of the OR circuit; a System Reset Detection Logic that detects a start of an Operating System (OS) in the electrical apparatus, wherein a reset detection output of the System Reset Detection Logic is coupled to a second input of the AND gate; a Command Decode Logic coupled to a Control Sequence Generator, wherein the Command Decode Logic decodes encoded external commands, wherein decoded external commands are sent to the control sequence generator, and wherein the encoded external commands include a “
Read PWD”
command that serves to Read the a password (PWD) and a “
Lock”
command that locks a Data Output Logic that has an input that is coupled to an output of the selector, wherein the reset signal to the System Reset Detection Logic and the “
Read PWD”
cause a password to be output from the selector to the data output logic, and wherein the “
Lock”
command causes the data output logic to be locked after the data output logic outputs the password once, and wherein the “
Lock”
command causes the control sequence generator to activate a “
Check Done”
signal that causes the flip-flop circuit to be set such that selector outputs an error indication, and wherein on cessation of the system reset signal, the output of the System Reset Detection Logic immediately changes state such that the “
Check done”
signal causes both inputs to the AND circuit to cause error indication to be output from the selector to the data output logic, wherein the output of the PWD from the Data Output Logic is limited to a time period that starts with a generation of the system reset signal and ends with either a first PWD transmission or a reception of the “
Lock”
signal;an authentication object component cooperating with a predetermined cooperative component after being authenticated by the authenticating component; and a supervisory control component implementing a supervisory control sequence for supervising and controlling a plurality of components including the authenticating component and the authentication object component, wherein the supervisory control sequence is activated in response to a signal for powering up the electrical apparatus, and the authenticating component authenticates the authentication object component before the supervisory control sequence is activated. - View Dependent Claims (6, 7)
-
Specification
-
- Resources
Litigation Campaign Assessment
Thank you for your request. You will receive a custom alert email when the Litigation Campaign Assessment is available.
×
-
Current AssigneeLenovo PC International Limited (Lenovo Group Ltd.)
-
Original AssigneeLenovo Singapore Pte Limited (Lenovo Group Ltd.)
-
InventorsHino, Akira, Kasamatsu, Eitaroh, Tanaka, Akiyoshi
-
Primary Examiner(s)Moise; Emmanuel L
-
Assistant Examiner(s)Pearson; David J
-
Application NumberUS10/378,394Publication NumberTime in Patent Office2,017 DaysField of SearchNoneUS Class Current713/167CPC Class CodesG06F 21/31 User authenticationG06F 2221/2103 Challenge-responseG06F 2221/2137 Time limited access, e.g. t...
