Method and device to process digital media streams
First Claim
1. A digital processing integrated circuit to process media data, the integrated circuit including:
- a data path arranged within the integrated circuit in a ring configuration to communicate the media data at different sampling rates synchronized with a sample-locked rate;
a plurality of processing modules positioned within the data path to process the media data;
a routing controller; and
a digital interface to communicate with a device external to the integrated circuit,wherein the data path comprises a plurality of separate portions to communicate data between adjacent of the processing modules, the separate portions of the data path to couple the adjacent processing modules in series to communicate the media data between the adjacent processing modules,wherein the routing controller is configured to clock the media data in time-slots between the adjacent processing modules around the separate portions of the data path to provide communications from a source processing module to a target processing module,wherein a number of the time-slots available for each of the different sampling rates is inversely related to each different sampling rate, andwherein each processing module is assigned a fixed output time-slot and a variable input time-slot.
1 Assignment
0 Petitions
Accused Products
Abstract
A digital processing device to process media data is provided. The device includes a plurality of processing modules to process the media data, and a media data path. The media data path communicates the media data between the processing modules, wherein the media data path is arranged in a ring configuration. In one embodiment, the media data path defines a digital audio bus that serially interconnects the plurality of processing modules. The digital audio bus may communicate digital audio data in a plurality of time-slots, each particular processing module having an associated time-slot from which data is received from the data path for processing by the particular processing module.
33 Citations
67 Claims
-
1. A digital processing integrated circuit to process media data, the integrated circuit including:
-
a data path arranged within the integrated circuit in a ring configuration to communicate the media data at different sampling rates synchronized with a sample-locked rate; a plurality of processing modules positioned within the data path to process the media data; a routing controller; and a digital interface to communicate with a device external to the integrated circuit, wherein the data path comprises a plurality of separate portions to communicate data between adjacent of the processing modules, the separate portions of the data path to couple the adjacent processing modules in series to communicate the media data between the adjacent processing modules, wherein the routing controller is configured to clock the media data in time-slots between the adjacent processing modules around the separate portions of the data path to provide communications from a source processing module to a target processing module, wherein a number of the time-slots available for each of the different sampling rates is inversely related to each different sampling rate, and wherein each processing module is assigned a fixed output time-slot and a variable input time-slot. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22)
-
-
23. A digital processing integrated circuit to process media data, the integrated circuit including:
-
a media data path arranged within the integrated circuit in a ring configuration to communicate the media data at different sampling rates synchronized with a sample-locked rate; a plurality of processing modules positioned within the media data path and coupled in series to process the media data; a processing control data path to communicate processing control data between the adjacent processing modules, wherein the processing control data defines processing functionality at an associated processing module and wherein each processing module of the plurality of processing modules is configured to communicate the media data and the processing control data to an adjacent processing module; the integrated circuit including a routing controller to route the media data and the processing control data along the data path to an associated processing module; and a digital interface to communicate media data with a device external to the integrated circuit, wherein the media data is clocked by the routing controller in time-slots between adjacent processing modules around separate portions of the data path to provide communications from a source processing module to a target processing module, wherein a number of the time-slots available for each of the different sampling rates is inversely related to each different sampling rate, and wherein each processing module is assigned a fixed output time-slot and a variable input time-slot. - View Dependent Claims (24)
-
-
25. A method to process media data in a plurality of processing modules in a digital media processing integrated circuit, the method including:
-
communicating, at each processing module within the integrated circuit, the media data from the processing module to an adjacent processing module along a data path inter connecting the plurality of processing modules in a ring configuration until media data from a source processing module is received at a target processing module of the plurality of processing modules, the media data being communicated at different sampling rates synchronized with a sample-locked rate; and communicating media data between the data path and a device external to the integrated circuit, wherein the processing modules are positioned within the data path and coupled in series, wherein the media data is clocked in time-slots between adjacent processing modules around separate portions of the data path to provide communications from the source processing module to the target processing module, wherein a number of the time-slots available for each of the different sampling rates is inversely related to each different sampling rate, and wherein each processing module is assigned a fixed output time-slot and a variable input time-slot. - View Dependent Claims (26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46)
-
-
47. A computer-readable that stores a sequence of instructions for execution by one or more processors to perform the following operations to process media data in a plurality of processing modules by configuring the processing modules to:
-
communicate, at each processing module within the integrated circuit, the media data from the processing module to an adjacent processing module along a data path interconnecting the plurality of processing modules in a ring configuration until media data from a source processing module is received at a target processing module of the plurality of processing modules, the media data being communicated at different sampling rates synchronized with a sample-locked rate; and communicate media data between the data path and a device external to the integrated circuit via a digital interface, wherein the processing modules are positioned within the data path and coupled in series, wherein the media data is clocked between adjacent processing modules around separate portions of the data path to provide communications from the source processing module to the target processing module, wherein a number of the time-slots available for each of the different sampling rates is inversely related to each different sampling rate, and wherein each processing module is assigned a fixed output time-slot and a variable input time-slot. - View Dependent Claims (48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67)
-
Specification