Digital phase-locked loop with two-point modulation and adaptive delay matching
First Claim
1. An apparatus comprising:
- a digital phase-locked loop (DPLL) configured to perform two-point modulation via first and second modulation paths and to adaptively adjust delay of the first modulation path to match delay of the second modulation path.
1 Assignment
0 Petitions
Accused Products
Abstract
A digital phase-locked loop (DPLL) supporting two-point modulation with adaptive delay matching is described. The DPLL includes highpass and lowpass modulation paths that support wideband and narrowband modulation, respectively, of the frequency and/or phase of an oscillator. The DPLL can adaptively adjust the delay of one modulation path to match the delay of the other modulation path. In one design, the DPLL includes an adaptive delay unit that provides a variable delay for one of the two modulation paths. Within the adaptive delay unit, a delay computation unit determines the variable delay based on a modulating signal applied to the two modulation paths and a phase error signal in the DPLL. An interpolator provides a fractional portion of the variable delay, and a programmable delay unit provides an integer portion of the variable delay.
24 Citations
33 Claims
-
1. An apparatus comprising:
a digital phase-locked loop (DPLL) configured to perform two-point modulation via first and second modulation paths and to adaptively adjust delay of the first modulation path to match delay of the second modulation path. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18)
-
19. An apparatus comprising:
a processor configured to perform two-point modulation via first and second modulation paths of a digital phase-locked loop (DPLL) and to adaptively adjust delay of the first modulation path to match delay of the second modulation path.
-
20. A method comprising:
-
applying a modulating signal to a first modulation path of a digital phase-locked loop (DPLL) supporting two-point modulation; applying the modulating signal to a second modulation path of the DPLL; and adaptively adjusting delay of the first modulation path to match delay of the second modulation path. - View Dependent Claims (21, 22, 23, 24, 25)
-
-
26. An apparatus comprising:
-
means for applying a modulating signal to a first modulation path of a digital phase-locked loop (DPLL) supporting two-point modulation; means for applying the modulating signal to a second modulation path of the DPLL; and means for adaptively adjusting delay of the first modulation path to match delay of the second modulation path. - View Dependent Claims (27, 28, 29)
-
-
30. A non-transitory computer-readable medium having stored thereon processor-executable software instructions configured to cause a processor to perform operations comprising:
-
applying a modulating signal to a first modulation path of a digital phase-locked loop (DPLL) supporting two-point modulation; applying the modulating signal to a second modulation path of the DPLL; and adaptively adjusting delay of the first modulation path to match delay of the second modulation path. - View Dependent Claims (31, 32, 33)
-
Specification