Automatic defect management in memory devices
First Claim
1. A method for storing data in a memory that includes analog memory cells, comprising:
- identifying one or more defective memory cells in a group of the analog memory cells;
selecting an Error Correction Code (ECC) responsively to a characteristic of the identified defective memory cells; and
encoding the data using the selected ECC and storing the encoded data in the group of the analog memory cells,wherein identifying the defective cells comprises storing information related to the identified defective memory cells at a first time, and wherein selecting the ECC comprises retrieving the stored information, determining the characteristic based on the information and selecting the ECC at a second time subsequent to the first time.
2 Assignments
0 Petitions
Accused Products
Abstract
A method for storing data in a memory (28) that includes analog memory cells (32) includes identifying one or more defective memory cells in a group of the analog memory cells. An Error Correction Code (ECC) is selected responsively to a characteristic of the identified defective memory cells. The data is encoded using the selected ECC and the encoded data is stored in the group of the analog memory cells. In an alternative method, an identification of one or more defective memory cells among the analog memory cells is generated. Analog values are read from the analog memory cells in which the encoded data were stored, including at least one of the defective memory cells. The analog values are processed using an ECC decoding process responsively to the identification of the at least one of the defective memory cells, so as to reconstruct the data.
562 Citations
42 Claims
-
1. A method for storing data in a memory that includes analog memory cells, comprising:
-
identifying one or more defective memory cells in a group of the analog memory cells; selecting an Error Correction Code (ECC) responsively to a characteristic of the identified defective memory cells; and encoding the data using the selected ECC and storing the encoded data in the group of the analog memory cells, wherein identifying the defective cells comprises storing information related to the identified defective memory cells at a first time, and wherein selecting the ECC comprises retrieving the stored information, determining the characteristic based on the information and selecting the ECC at a second time subsequent to the first time. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method for storing data in a memory that includes analog memory cells, comprising:
-
identifying one or more defective memory cells in a group of the analog memory cells; selecting an Error Correction Code (ECC) responsively to a characteristic of the identified defective memory cells; and encoding the data using the selected ECC and storing the encoded data in the group of the analog memory cells, wherein selecting the ECC comprises partitioning the analog memory cells in the group into first and second subsets, substituting at least one of the defective memory cells with a respective at least one of the memory cells of the first subset, and storing the encoded data in the analog memory cells of the second subset. - View Dependent Claims (12, 13, 14, 15, 16)
-
-
17. A method for storing data in a memory that includes analog memory cells, comprising:
-
identifying one or more defective memory cells in a group of the analog memory cells; selecting an Error Correction Code (ECC) responsively to a characteristic of the identified defective memory cells; and encoding the data using the selected ECC and storing the encoded data in the group of the analog memory cells, wherein encoding the data comprises encoding the data using a first ECC by a first controller and encoding the data using a second ECC by a second controller, and wherein selecting the ECC comprises assigning a first subset of the memory cells in the group for use by the first ECC and a second subset of the memory cells in the group for use by the second ECC. - View Dependent Claims (18, 19, 20)
-
-
21. A data storage apparatus, comprising:
-
an interface, which is coupled to communicate with a memory that includes a plurality of analog memory cells; and a processor, which is coupled to identify one or more defective memory cells in a group of the analog memory cells, to select an Error Correction Code (ECC) responsively to a characteristic of the identified defective memory cells, to encode the data using the selected ECC and to store the encoded data in the group of the analog memory cells, wherein the processor is coupled to store information related to the identified defective memory cells at a first time, and to retrieve the stored information, determine the characteristic based on the information and select the ECC at a second time subsequent to the first time. - View Dependent Claims (22, 23, 24, 25, 26, 27, 28, 29, 30, 31)
-
-
32. A data storage apparatus, comprising:
-
an interface, which is coupled to communicate with a memory that includes a plurality of analog memory cells; and a processor, which is coupled to identify one or more defective memory cells in a group of the analog memory cells, to select an Error Correction Code (ECC) responsively to a characteristic of the identified defective memory cells, to encode the data using the selected ECC and to store the encoded data in the group of the analog memory cells, wherein the processor is coupled to partition the analog memory cells in the group into first and second subsets, to substitute at least one of the defective memory cells with a respective at least one of the memory cells of the first subset, and to store the encoded data in the analog memory cells of the second subset. - View Dependent Claims (33, 34, 35, 36)
-
-
37. A data storage apparatus, comprising:
-
an interface, which is coupled to communicate with a memory that includes a plurality of analog memory cells; and a processor, which is coupled to identify one or more defective memory cells in a group of the analog memory cells, to select an Error Correction Code (ECC) responsively to a characteristic of the identified defective memory cells, to encode the data using the selected ECC and to store the encoded data in the group of the analog memory cells, wherein the data is further encoded using another ECC by another processor, and wherein the processor is coupled to assign a first subset of the memory cells in the group for use by the ECC and a second subset of the memory cells in the group for use by the other ECC. - View Dependent Claims (38, 39, 40)
-
-
41. A data storage apparatus, comprising:
-
a memory, which comprises a plurality of analog memory cells; and a processor, which is connected to the memory and is coupled to identify one or more defective memory cells in a group of the analog memory cells, to select an Error Correction Code (ECC) responsively to a characteristic of the identified defective memory cells, to encode the data using the selected ECC and to store the encoded data in the group of the analog memory cells, and comprising logic circuitry, which is operative to partition the analog memory cells in the group into first and second subsets, to substitute at least one of the defective memory cells with a respective at least one of the memory cells of the first subset and to store the encoded data in the analog memory cells of the second subset, wherein the apparatus further comprises a package, which contains the memory and the logic circuitry. - View Dependent Claims (42)
-
Specification