Adjusting for charge loss in a memory
First Claim
Patent Images
1. A method of operating a memory, comprising:
- estimating a charge loss of an analog storage device of the memory; and
adjusting an output voltage of the analog storage device in response to the estimated charge loss.
7 Assignments
0 Petitions
Accused Products
Abstract
Memory and methods of operating a memory adjusting an output voltage of an analog storage device, such as a data cache capacitor holding a voltage level representative of data, in response to an estimated charge loss are useful for compensating for the effects of charge leakage from the analog storage devices.
10 Citations
20 Claims
-
1. A method of operating a memory, comprising:
-
estimating a charge loss of an analog storage device of the memory; and adjusting an output voltage of the analog storage device in response to the estimated charge loss. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method of operating a memory, comprising:
-
transferring a plurality of voltage levels to a plurality of analog storage devices of the memory; estimating a charge loss of the plurality of analog storage devices; and adjusting output voltages of the plurality of analog storage devices in response to the estimated charge loss. - View Dependent Claims (11, 12, 13, 14, 15)
-
-
16. A memory, comprising:
-
a memory array having a plurality of memory cells; a plurality of analog storage devices for storing voltage levels representative of data read from or written to memory cells of the memory array; means for estimating a charge loss of the plurality of analog storage devices; and means for adjusting output voltages of the plurality of analog storage devices in response to the estimated charge loss of the plurality of analog storage devices. - View Dependent Claims (17, 18, 19, 20)
-
Specification