×

Evaluation of tamper resistant software system implementations

  • US 8,176,560 B2
  • Filed: 05/14/2008
  • Issued: 05/08/2012
  • Est. Priority Date: 05/14/2008
  • Status: Active Grant
First Claim
Patent Images

1. A method comprising:

  • generating a model of tamper resistance capabilities, the generating comprising;

    creating a node in the model for each of a plurality of block of code;

    adding directed edges between nodes for each;

    node providing integrity verification for another node;

    node providing anti-debugging protection to another node; and

    node that repairs another node;

    adding additionally nodes for each block that contains concealment protection; and

    adding a superblock for nodes that provide protection for more than one additional node, the superblock encompassing all of the more than one additional nodes;

    defining, by a computer, a rating of the tamper resistance of a software system using data from the model;

    breaking down said rating into a plurality of metrics relevant to the tamper resistance of said software system;

    calculating, by the computer, a score for each of said metrics; and

    combining said scores of said metrics into a composite score for said rating.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×