Memory board with self-testing capability
DC CAFCFirst Claim
1. A memory system configured to be operatively coupled to a memory controller of a computer system, the memory system comprising:
- a plurality of memory chips;
a plurality of data handlers configured to be operated independently from one other, wherein one or more data handlers of the plurality of data handlers are configured to generate data for writing to a corresponding one or more memory chips of the plurality of memory chips;
a control circuit configured to generate address and control signals, wherein the memory system is configured to test the one or more memory chips using the address and control signals generated by the control circuit and using the data generated by the one or more data handlers.
3 Assignments
Litigations
4 Petitions
Accused Products
Abstract
A self-testing memory module includes a printed circuit board configured to be operatively coupled to a memory controller of a computer system and includes a plurality of memory devices on the printed circuit board, each memory device of the plurality of memory devices comprising data, address, and control ports. The memory module also includes a control module configured to generate address and control signals for testing the memory devices. The memory module includes a data module comprising a plurality of data handlers. Each data handler is operable independently from each of the other data handlers of the plurality of data handlers. Each data handler is operatively coupled to a corresponding plurality of the data ports of one or more of the memory devices and is configured to generate data for writing to the corresponding plurality of data ports.
193 Citations
20 Claims
-
1. A memory system configured to be operatively coupled to a memory controller of a computer system, the memory system comprising:
-
a plurality of memory chips; a plurality of data handlers configured to be operated independently from one other, wherein one or more data handlers of the plurality of data handlers are configured to generate data for writing to a corresponding one or more memory chips of the plurality of memory chips; a control circuit configured to generate address and control signals, wherein the memory system is configured to test the one or more memory chips using the address and control signals generated by the control circuit and using the data generated by the one or more data handlers. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15)
-
-
16. A method of operating a memory system configured to be operatively coupled to a memory controller of a computer system, the memory system having a plurality of memory chips, the method comprising:
-
operating a plurality of data handlers independently from one another to generate and transmit data to one or more memory locations of one or more memory chips of the plurality of memory chips; operating a control circuit to generate address and control signals; and testing the one or more memory locations of the one or more memory chips using the address and control signals generated by the control circuit and using the data generated by the plurality of data handlers. - View Dependent Claims (17, 18, 19, 20)
-
Specification