Methods and apparatus for FinFET SRAM arrays in integrated circuits
First Claim
1. A method, comprising:
- providing a first single port SRAM array on an integrated circuit, the first single port SRAM array comprising a plurality of first size bit cells each comprising;
a cross coupled inverter pair for storing data on a storage node and a complementary storage node each inverter comprising a single fin finFET pull up and a single fin finFET pull down device; and
a pair of pass gates each coupled between a bit line and a complementary bit line and a respective one of the storage node and the complementary storage node, each of the pass gates comprising a single fin finFET device having a gate coupled to a word line;
outputting a first cell positive voltage supply CVdd to the first size bit cells from a first voltage control circuit;
providing a second single port SRAM array on the integrated circuit, the second single port SRAM array comprising a plurality of second size bit cells each comprising;
a cross coupled inverter pair for storing data on a storage node and a complementary storage node, each inverter comprising a single fin finFET pull up and a multiple fin finFET pull down device; and
a pair of pass gates each coupled between a bit line and a complementary bit line and a respective one of the storage node and the complementary storage node, each of the pass gates comprising a multiple fin finFET device having a gate coupled to a word line;
outputting a second cell positive voltage supply CVdd to the second size bit cells from a second voltage control circuit;
coupling the first voltage control circuit and the second voltage control circuit to a peripheral voltage Vdd; and
operating the first voltage control circuit to vary the first cell positive voltage supply CVdd during selected operations.
0 Assignments
0 Petitions
Accused Products
Abstract
Methods and apparatus for providing single finFET and multiple finFET SRAM arrays on a single integrated circuit are provided. A first single port SRAM array of a plurality of first bit cells is described, each first bit cell having a y pitch Y1 and an X pitch X1, the ratio of X1 to Y1 being greater than or equal to 2, each bit cell further having single fin finFET transistors to form a 6T SRAM cell and a first voltage control circuit; and a second single port SRAM array of a plurality of second bit cells, each second bit cell having a y pitch Y2 and an X pitch X2, the ratio of X2 to Y2 being greater than or equal to 3, each of the plurality of second bit cells comprising a 6T SRAM cell wherein the ratio of X2 to X1 is greater than about 1.1.
123 Citations
20 Claims
-
1. A method, comprising:
-
providing a first single port SRAM array on an integrated circuit, the first single port SRAM array comprising a plurality of first size bit cells each comprising; a cross coupled inverter pair for storing data on a storage node and a complementary storage node each inverter comprising a single fin finFET pull up and a single fin finFET pull down device; and a pair of pass gates each coupled between a bit line and a complementary bit line and a respective one of the storage node and the complementary storage node, each of the pass gates comprising a single fin finFET device having a gate coupled to a word line; outputting a first cell positive voltage supply CVdd to the first size bit cells from a first voltage control circuit; providing a second single port SRAM array on the integrated circuit, the second single port SRAM array comprising a plurality of second size bit cells each comprising; a cross coupled inverter pair for storing data on a storage node and a complementary storage node, each inverter comprising a single fin finFET pull up and a multiple fin finFET pull down device; and a pair of pass gates each coupled between a bit line and a complementary bit line and a respective one of the storage node and the complementary storage node, each of the pass gates comprising a multiple fin finFET device having a gate coupled to a word line; outputting a second cell positive voltage supply CVdd to the second size bit cells from a second voltage control circuit; coupling the first voltage control circuit and the second voltage control circuit to a peripheral voltage Vdd; and operating the first voltage control circuit to vary the first cell positive voltage supply CVdd during selected operations. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. A method comprising:
-
providing a first single port SRAM array on an integrated circuit, wherein the first single port SRAM array comprises a plurality of first bit cells arranged in rows and columns, each of the plurality of first bit cells having a y pitch of distance Y1 and an x pitch of distance X1, wherein a ratio of X1 to Y1 is greater than or equal to 2, and wherein each of the plurality of first bit cells forms a 6T SRAM cell of single fin finFET transistors; providing a first cell positive voltage supply CVdd from a first voltage control circuit to each of the first bit cells; providing a second single port SRAM array on the integrated circuit, wherein the second single port SRAM array comprises a plurality of second bit cells arranged in rows and columns, each of the plurality of second bit cells having a y pitch of distance Y2 and an x pitch of distance X2, wherein a ratio of X2 to Y2 is greater than or equal to 3, and wherein each of the plurality of second bit cells comprises a 6T SRAM cell including multiple fin finFET transistors; and providing a second cell positive voltage supply CVdd from a second voltage control circuit to each of the second bit cells, wherein a ratio of X2 to X1 is greater than about 1.1. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification