×

Low-loss data transmission method for high-power induction-type power supply system

  • US 8,981,600 B2
  • Filed: 03/22/2012
  • Issued: 03/17/2015
  • Est. Priority Date: 02/01/2011
  • Status: Active Grant
First Claim
Patent Images

1. A low-loss data transmission method for high-power induction-type power supply system consisting of a supplying-end module and a receiving-end module, comprising the steps of:

  • (a) initializing a data analysis software;

    (b) starting up a main program of the supplying-end module and clearing counters therein;

    (c) waiting for the generation of an interruption signal by a built-in voltage comparator of a supplying-end microprocessor of the supplying-end module;

    (d) determining whether or not the time interval between the generation of the present interruption signal and the generation of the last interruption signal is higher than a predetermined time interval reading threshold, and then proceeding to step (e) when the time interval is lower than the predetermined time interval reading threshold, or step (f) when the time interval is higher than the predetermined time interval reading threshold;

    (e) judging the signal to be a noise signal and omitting the signal, and then returning to step (b);

    (f) examining the time interval between the present trigger signal and the last modulated signal and then proceeding to step (g) if this time interval is below a predetermined non-modulated signal length reading threshold, or step (h) if this time interval surpasses the non-modulated signal reading threshold;

    (g) judging the signal to be a ringing noise and omitting the signal, and then returning to step (b);

    (h) running a data code inspection program;

    (i) examining the presence of a start signal, and then proceeding to step (n) when a start signal is in presence, or step (j) when no start signal is in presence;

    (j) examining whether or not the length of the signal is equal to a predetermined start signal length, and then proceeding to step (k) when positive, or step (m) when negative;

    (k) the length of the signal being equal to the predetermined start signal length, and then marking the signal with a start byte and then returning to step (c);

    (l) the received data signal being unrecognizable and the data receiving being failed, and then returning to step (b) to reset the counters and to wait for a next comparator interruption for data analysis;

    (m) waiting for receiving a next data signal as a start signal is in presence and then stopping the time length in which the counter retrieves the interruption signal;

    (n) judging the currently received time length to be a modulated data signal by means of transition triggering, and then proceeding to step (o) if the signal is a modulated signal, or step (u) if the signal is not a modulated signal;

    (o) checking the logic to be in conformity with the modulated length range of [logic 1] or [logic 0], and then proceeding to step (p) when in conformity, or returning to step (l) when not in conformity;

    (p) the detected time length being within the set range, filling the corresponding logic bits in a receiving memory, and then proceeding to step (q);

    (q) checking whether or not the assigned number of bits has been completely received, and then returning to step (c) to wait for a next comparator interruption when negative, or proceeding to step (r) when positive;

    (r) checking the correctness of the data code of the code, and then proceeding to step (s) if the data code is correct, or returning to step (l) if the data code is incorrect;

    (s) completing data receiving and clearing the counter so that the time length in which a next interruption occurs after completion of the present data transmission can be recognized;

    (t) outputting the received data code for use by the system, and then returning to step (b);

    (u) checking the logic to be in conformity with the non-modulated length range of [logic 1] or [logic 0], and then returning to step (p) when in conformity, or to step (l) when not in conformity.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×