×

Network clock synchronization floating window and window delineation

  • US 9,019,996 B2
  • Filed: 08/24/2010
  • Issued: 04/28/2015
  • Est. Priority Date: 09/25/2006
  • Status: Active Grant
First Claim
Patent Images

1. A network component comprising:

  • a memory coupled to a processor, wherein the memory comprises instructions that cause the processor to;

    initiate a synchronization window; and

    promote the transmission of a frame comprising a start of frame delimiter (SFD) and a plurality of timeslots,wherein the SFD delineates a beginning of the frame,wherein the synchronization window is initiated using a signal not located within the frame,wherein the frame is floating within the synchronization window, andwherein the beginning of the SFD is not the same as the beginning of the synchronization window.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×