Signal processing of a high capacity waveform
First Claim
1. A method of generating a high capacity waveform with one or more frames, comprising:
- at an electronic device with one or more processors and memory;
receiving encrypted source data;
generating a payload for a respective frame of the high capacity waveform, including;
encoding a portion of the encrypted source data with high level data link control (HDLC);
after encoding the portion of the encrypted source data with HDLC, scrambling the portion of the encrypted source data;
after scrambling the portion of the encrypted source data, encoding the portion of the encrypted source data with a variable rate low density parity check (LDPC) code for forward error correction; and
after encoding the portion of the encrypted source data with LDPC code, modulating the portion of the encrypted source data with a first modulation protocol;
generating one or more pilot and header sequences for the respective frame of the high capacity waveform, including;
modulating the one or more pilot and header sequences with a second modulation protocol different from the first modulation protocol; and
after generating the payload and the one or more pilot and header sequences, generating the respective frame by multiplexing the generated payload and the generated one or more pilot and header sequences.
2 Assignments
0 Petitions
Accused Products
Abstract
The invention broadly encompasses a signal processor of a High Capacity Waveform (HCW) that includes a method and system for generating the HCW, the method comprising the steps of receiving an encrypted source data packet and modulating a received encrypted source data signal representing the packet, wherein the modulating step further comprises the steps of encoding with high level data link control, scrambling the modulated signal, wherein the scrambling comprises applying digital logic, and encoding the scrambled signal, wherein the encoding comprises using a variable rate low density parity check (LDPC) code for forward error correction (FEC).
171 Citations
13 Claims
-
1. A method of generating a high capacity waveform with one or more frames, comprising:
at an electronic device with one or more processors and memory; receiving encrypted source data; generating a payload for a respective frame of the high capacity waveform, including; encoding a portion of the encrypted source data with high level data link control (HDLC); after encoding the portion of the encrypted source data with HDLC, scrambling the portion of the encrypted source data; after scrambling the portion of the encrypted source data, encoding the portion of the encrypted source data with a variable rate low density parity check (LDPC) code for forward error correction; and after encoding the portion of the encrypted source data with LDPC code, modulating the portion of the encrypted source data with a first modulation protocol; generating one or more pilot and header sequences for the respective frame of the high capacity waveform, including; modulating the one or more pilot and header sequences with a second modulation protocol different from the first modulation protocol; and after generating the payload and the one or more pilot and header sequences, generating the respective frame by multiplexing the generated payload and the generated one or more pilot and header sequences. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 11)
-
9. A non-transitory computer-readable storage medium having stored thereon computer-executable instructions that, when executed by one or more processors of an electronic device, cause the device to:
-
receive encrypted source data; generate a payload for a respective frame of the high capacity waveform, including; encoding a portion of the encrypted source data with high level data link control (HDLC); after encoding the portion of the encrypted source data with HDLC, scrambling the portion of the encrypted source data; after scrambling the portion of the encrypted source data, encoding the portion of the encrypted source data with a variable rate low density parity check (LDPC) code for forward error correction; and after encoding the portion of the encrypted source data with LDPC code, modulating the portion of the encrypted source data with a first modulation protocol; generate one or more pilot and header sequences for the respective frame of the high capacity waveform, including; modulating the one or more pilot and header sequences with a second modulation protocol different from the first modulation protocol; and after generating the payload and the one or more pilot and header sequences, generate the respective frame by multiplexing the generated payload and the generated one or more pilot and header sequences. - View Dependent Claims (12)
-
-
10. An electronic device, comprising:
-
one or more processors; and memory storing one or more programs to be executed by the one or more processors, the one or more programs comprising instructions for; receiving encrypted source data; generating a payload for a respective frame of the high capacity waveform, including; encoding a portion of the encrypted source data with high level data link control (HDLC); after encoding the portion of the encrypted source data with HDLC, scrambling the portion of the encrypted source data; after scrambling the portion of the encrypted source data, encoding the portion of the encrypted source data with a variable rate low density parity check (LDPC) code for forward error correction; and after encoding the portion of the encrypted source data with LDPC code, modulating the portion of the encrypted source data with a first modulation protocol; generating one or more pilot and header sequences for the respective frame of the high capacity waveform, including; modulating the one or more pilot and header sequences with a second modulation protocol different from the first modulation protocol; and after generating the payload and the one or more pilot and header sequences, generating the respective frame by multiplexing the generated payload and the generated one or more pilot and header sequences. - View Dependent Claims (13)
-
Specification