Memory performing target refresh operation and memory system including the same
First Claim
Patent Images
1. A memory comprising:
- a plurality of word lines coupled to one or more memory cells;
an address counting unit suitable for generating counting addresses, values of which are changed whenever a word line is refreshed;
a target address generation unit suitable for generating one or more target addresses using stored addresses; and
a control unit suitable for sequentially refreshing word lines corresponding to the counting addresses and a target word line corresponding to a target address in response to refresh commands, which are periodically inputted, wherein the target word line is refreshed at a random order for a series of the refresh commands.
1 Assignment
0 Petitions
Accused Products
Abstract
A memory may include a plurality of word lines coupled to one or more memory cells; a target address generation unit suitable for generating one or more target addresses using a stored address; and a control unit suitable for sequentially refreshing the plurality of word lines in response to a refresh command which is periodically inputted, and refreshing a word line corresponding to the target address in response to the refresh command at a random time.
42 Citations
16 Claims
-
1. A memory comprising:
-
a plurality of word lines coupled to one or more memory cells; an address counting unit suitable for generating counting addresses, values of which are changed whenever a word line is refreshed; a target address generation unit suitable for generating one or more target addresses using stored addresses; and a control unit suitable for sequentially refreshing word lines corresponding to the counting addresses and a target word line corresponding to a target address in response to refresh commands, which are periodically inputted, wherein the target word line is refreshed at a random order for a series of the refresh commands. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A memory system comprising:
-
a memory; and a memory controller suitable for periodically inputting refresh commands to the memory, wherein the memory comprises; a plurality of word lines coupled to one or more memory cells; an address counting unit suitable for generating counting addresses, values of which are changed whenever a word line is refreshed; a target address generation unit suitable for generating one or more target addresses using stored addresses; and a control unit suitable for sequentially refreshing word lines corresponding to the counting addresses and a target word line corresponding to a target address in response to the refresh commands, which are periodically inputted, wherein the target word line is refreshed at a random order for a series of the refresh commands. - View Dependent Claims (12, 13, 14, 15, 16)
-
Specification