Branch prediction power reduction

  • US 9,547,358 B2
  • Filed: 04/27/2012
  • Issued: 01/17/2017
  • Est. Priority Date: 04/27/2012
  • Status: Active Grant
First Claim
Patent Images

1. A microprocessor comprising:

  • fetch logic configured to interact with instruction memory to retrieve instruction data for execution;

    a branch prediction unit operatively coupled with the fetch logic, including;

    a branch controller configured to (1) predict that a branch will be taken in an instruction fetched from the instruction memory, and during an instruction fetch of instruction data from a target location of the branch (2) power up the branch prediction unit from a powered-down state when a branch presence indication for the target location of the branch indicates that instruction data stored at the target location includes a branch instruction, and (3) maintain the branch prediction unit in the powered-down state during the instruction fetch of instruction data from the target location when the branch presence indication for the target location of the branch indicate that instruction data stored at the target location does not include a branch instruction.

View all claims
    ×
    ×

    Thank you for your feedback

    ×
    ×